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Abstract 
Emerging applications such as forest fire monitoring 
have increasing demands on WSN to transmit data in 
real-time. In order to ensure real-time data 
transmission, it requires that the operating system of 
a node should schedule tasks in real-time. TinyOS is 
one of the most popular operation systems that 
support multifarious applications. However, its 
FIFO scheduling strategy does not guarantee 
requirements for hard real-time applications. A Two-
Level Priority (TLP) Real-time Scheduling Strategy 
is proposed in this paper. Two tier priorities, static 
and dynamic, are designed and integrated in TinyOS 
task queue to guarantee the real-time task scheduling. 
We demonstrate this approach by a real-world case 
study: a WSN hardware node embedded with our 
task scheduling strategy is designed and 
implemented. The result demonstrates that our TLP 
real-time scheduling strategy performs efficiently in 
terms of packet throughput and task scheduling time. 
1. Introduction  
 
Different WSN practical applications require 
different level of real-time sensing data transmission. 
Some applications, such as environmental data 
monitoring in precision agriculture, tracking and 
monitoring of migratory birds, do not require too 
much about the real-time, While hard real-time 
scheduling is a demanding feature for many 
application domains. In real-world scenarios, real-
time data transmission is critical to guarantee the 
quality of service. For example, forest fire monitoring 
and detection to invader for security. 
The typical node system --TinyOS adopts non-
preemptive FIFO task scheduling strategy. When the 
task queue is empty, the processor sleeps, and then 
the CPU is waken up to execute tasks by external 
events. Because all the tasks are equal, the priority of 
relative important or urgent task cannot be guaranteed. 
It is likely that over-load may even occur, which may 
cause the loss of task or the decrease of 
communication throughput. Thus the communication 
and operational efficiency based on this scheduling 
strategy of the whole system is limited. 
Because TinyOS is a single task kernel, the 
resource utilization can be limited. Thus it is 
necessary to design a multi-task system. However, a 
mulit-task system raises the issue of real-time task 
scheduling. In order to make sure the system is real-
time, the task scheduling strategy based on 
preemptive priority is widely adopted. Research 
efforts have been contributed to the study of multi-
task scheduling strategy based on priority. [1] 
expends TinyOS to multi-task scheduling, and adds 
multi-task scheduling function to improve the 
responsiveness of the system. [2] proposes a priority 
scheduling based on the deadline to improve the real-
time capability of WSN system. [3] puts forward a 
task priority scheduling algorithm to improve the 
throughput of the over-loaded nodes and thus solve 
the over-load of local node packets. 
All the above scheduling strategies improve some 
aspects of the original FIFO scheduling strategy, 
however they all have some shortcomings. For 
instance, the deadline-based priority algorithm only 
takes into account the real-time task. As a result, it is 
inadequate for the over-loaded situation. The task-
based priority algorithm improves the node over-
loaded issue; however it ignores the real-time 
requirements. 
In order to solve the limitations discussed above 
in TinyOS and other typical algorithms, a Two-Level 
Priority (TLP) Scheduling Strategy is designed and 
implemented. This strategy enables TinyOS to 
respond to important and hard real-time tasks. We 
also provide a hardware system that realizes and 
embeds TLP. Our solution effectively prevents over-
load in a node, and hence improves the overall 
communication efficiency of the system. 
The structure of the paper is as follows: in section 
2 , the TLP scheduling strategy is introduced. The 
design and implementation of hardware system is 
given section 3. The performance of the TLP 
implemented on the hardware system is evaluated in 
section 4. Finally this paper concludes in section 5. 
 
2. Design of TLP Scheduling Strategy 
 
Communication routing task and local data 
processing task are divided according to different 
This work is supported by the Major State Basic 
Research Development Program of China under grant 
(No. 2006CB303003). 
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functions of WSN tasks. Two relative static priorities 
(H, L) are given to these two types of tasks 
respectively, so that the over-loaded situation caused 
by the congestion of the local task emerging into the 
communication tasks can be processed.  
Instead of the situation that a number of tasks 
share the same dynamic queue space caused by the 
FIFO scheduling strategy, different tasks occupy their 
own queues according to their levels. The task is 
running according to its queue space, and when the 
task is finished, the corresponding queue will be 
reclaimed and reallocated to new-arrival task. This 
makes the task processing more flexible.  
At the mean while, based on the static priority, the 
dynamic scheduling strategy is adopted, called 
Earliest Deadline First (EDF).  The task's dynamic 
priority is determined by the deadline and the running 
time of the task. The FIFO strategy is used when the 
tasks have the same priority. As a result, the 
capability of the running real-timely is improved. 
The TLP scheduling strategy includes task 
submission and task scheduling. 
Task submission: when a new task arrives, the 
scheduling strategy judges whether the queue is full. 
If the queue is not full, as it is shown in Fig.1, It 
submits the new task to the tail of the queue, and sort 
the queue according to the dynamic priority. If the 
queue is full, as it is shown in Fig.2, it sorts all the 
tasks in the queue according to static priority (steady 
sort), and judge static priority and dynamic priority of 
the current task and the tail task. It inserts the high 
priority task into a proper place of the queue, and 
dismisses the current task. In Fig.1 and Fig.2, 
&task3_1 represents the third arrived task, which has 
high-level static priority; &task2_0 represents the 
second arrived task, which has low-level static 
priority. The task submission of TLP scheduling 
strategy is shown in Fig.3. 
 
Fig.1 Dynamic priority in half-full queue 
 
Fig. 2 Static priority in full queue 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
BEGIN 
Initialization;  
Close interruption; 
If(Queue_is_full()) 
  {Sort _static(); 
  If (Curtask.sta_pri>Tailtask.sta_pri) 
    { Exchange(&Curtask,& Tailtask); 
      Sort _static(); 
Sort_dynaminc(); 
Open interruption; 
Return 1; } 
elseif(Curtask.dy_pri>Tailtask.dy_pri) 
   {Exchange(&Curtask,& Tailtask); 
     Open interruption; 
Return 1; } 
  Else { Open interruption; 
Return 0; } 
} 
Else { Post_to_tail();Sort_dynamic();} 
Open interruption; 
Return 1;  
END
Fig.3 TOS_task_post 
Task scheduling: the hardware adopts 
Atmegal28L processor (details about this hardware 
will be introduced in section three), and takes the 
timer0 as the task-scheduling clock. At each time of 
the interruption, TLP updates the task's dynamic 
priority before schedule the task. The scheduling 
function chooses the task with the highest priority 
(the earliest deadline and the shortest running time) to 
execute. If the task is overdue, it will be dismissed, 
and a new head will be chosen. The timer0 is used in 
TinyOS as both the sleep/wake-up timer and the task-
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scheduling timer. When the task queue is not empty, 
the timer0 is a task-scheduling timer, otherwise it is a 
sleep/wake-up timer. When the timer interruption 
arrives, TLP execute the EDF task scheduling. When 
the task queue is empty, CPU turns to the low-power 
sleep status. The task scheduling process is shown in 
Fig.4. 
The TLP scheduling strategy effectively alleviates 
the concurrent overload situation, reduces the dropout 
rates, and thus improves the system throughput and 
communication efficiency. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
3. Design and Implementation of 
Hardware System 
 
The node hardware adopts modular structure 
design. It consists of data processing modules, 
wireless communication module, power supply 
module and sensor module. 
The node hardware system should satisfy the 
following conditions: small volume; low power with 
sleep mode enabled; high integrity and fast speed. 
 
3.1 Data Processing Module 
 
The data processing module is the core part of the 
node. In order to meet the needs of low-power and 
small volume, we choose ATmega128L micro 
processor[4] .It has 4K byte EEPROM, 4K byte 
SRAM, 53 general I/O lines, 32 general work 
registers, real-time clock RTC, JTAG interface 
compatible with the IEEE1149.1 stander, and 6 
energy-saving mode which can be selected by 
software. 
SCM ATmegal128L has limited data storage 
capability. So a manageable data storage chip is 
needed to store data. 
BEGIN   Initialization;  Close interruption; 
If (cur_task_is_end()) 
{ if (queue_isnot_empty()) 
{update_queue_param(); exchange_stacks(); 
   get_head_task();  move_head_pointer(); 
while (cur_task_overtime()) 
    { discard_cur_task();  get_head_task(); 
    move_head_pointer();} 
   if (interrupted()) 
     { save_states(); run_cur_task(); 
open initialization; return 1; }  } 
else {change_scheduling_to_sleep(); 
    open interruption;  return 0; }  } 
else{update_cur_param(); 
update_queue_param(); 
   if (curtask.dy_pri>headtask.dy_pri ) 
   { run_cur_task();open initialization; 
return 1;} 
else{savestates(); 
exchange(&curtask,&hetask); 
while (cur_task_overtime()) 
      {discard_cur_task(); get_head_task(); 
       move_head_pointer();} 
     if(interrupted()){save_states(); 
run_cur_task(); 
open initialization; return 1} } } 
END 
Fig.4 Task Scedule 
512K serial FLASH AT45DB041B is used here 
to store data. Compared with common data memory, 
this chip has the features of low power consumption, 
small size, serial interface, and a simple external 
circuit. It is suitable for sensor nodes. 
 
3.2 Wireless Communication Module 
 
The wireless communication module should 
satisfy the requirements of low work voltage, low 
energy consumption and small volume. 
We use RF CC2420 chip. It is a wireless 
transceiver module compatible with 2.4Hz 
IEEE802.15.4 stander[5]. It is provided with 
programmable output intensity and transceiver 
frequency. Its external circuit mainly includes crystal 
oscillator circuit, antenna and impedance matching 
circuit, interface circuit, and decoupling filter circuit. 
Its maximum transceiver rate is 250kbps. It 
guarantees the efficiency and reliability of short-
distance communication. 
In the wireless sensor node communication 
module, the selection and the deployment of the 
antenna will affect the quality of the whole wireless 
communication networks directly. This node RF chip 
CC2420 chooses metal inverted F PCD wired antenna 
and monopole antenna at the same time. The PCD 
wired antenna is a conductor printed on the circuit 
board, through which the antenna senses the airwaves 
and receives information. 
 
3.3 Power Supply Module 
 
The power supply module is a very important 
module in WSN. This module uses MAXIM 
company's MAX604 chip[6]. MAX604 chip has 
features including a low voltage difference, low 
energy consumption, and linear manostat to guarantee 
the stability of the system working voltage. As the 
time goes on, the voltage will decrease gradually. So 
it can not provide the system with a stable voltage. 
Thus, a MAX604 chip is added to the battery to keep 
the voltage at 3.3V. 
The hardware structure of the node system is 
shown in Fig.5. 
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4.  Performance Analysis 
 
A TLP scheduling strategy is embedded in 
TinyOS and uploaded to nodes, which are 
implemented with ATmega128L and CC2420 in this 
paper. 100 nodes are deployed randomly in the 
100m×100m monitoring area. It is evaluated and the 
following conclusions are derived from the empirical 
results. As it is shown in Fig.6, when FIFO strategy is 
used, with the increase of the local task running time, 
the number of data packets sent per second decrease 
sharply. While after the TLP scheduling strategy is 
adopted, the number of data packets sent per second 
stays in a stable amount. The result demonstrates that 
our scheduling strategy and its implementation 
improves the node throughout significantly. 
Fig.6 Sending throughout/local task running time 
5.  Conclusions 
CC2420 
Serial Communication
Interface 
MAX3232 
Atmega128L 
DS18B20 
Wireless RF Board 
WSN Node Main Board 
Fig. 5 Structure of node hardware  
 
The TLP scheduling strategy is proposed to divide 
task priority into two tiers: static and dynamic to 
guarantee the real-time task scheduling on TinyOS, 
and solves the limitation that TinyOS can not satisfy 
the hard real-time requirement. Based on the 
independent development of ATmega128L hardware 
node, TLP is implemented. Our empirical evaluations 
demonstrate the efficiency of this solution. It remains 
our future work to compare our solution with other 
scheduling strategy and to further validate our 
solutions to other hard real-time scheduling 
application. 
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Similarities between Timing Constraint Sets:
Towards Interchangeable Constraint Models for
Real-World Software Systems
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Illinois Institute of Technology
Chicago, IL 60616
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Abstract—Traditionally, given two timing constraint sets, their
relationship is defined by their timed trace inclusions. This
approach only gives a boolean answer to if one set of constraints
is contained within the other. In this paper, we first introduce a
quantitative measure to describe the closeness or the similarity
between two timing constraint sets. We intend to study the
satisfaction bounds of similar timing constraint sets by similar
timed systems. Such bounds will help improve the predictability
of real-time systems in real-world applications and provide
guidance for self-tuning systems.
I. INTRODUCTION
Software for real-world systems inevitably has to operate
in an unpredictable environment and interacts with physical
machineries. Hence, for most of these software systems, it is
difficult and unrealistic to design and implement them in such
a way that can be guaranteed to behave precisely as specified
due to the following facts:
• System Complexity The ever increasing complexities of
software systems have made guarantees of exact system
behavior impractically expensive, if not impossible. For
example, as pointed out by Lee [1], advances in com-
puter architecture and software have made it difficult
or impossible to estimate or predict the execution time
of software. Moreover, networking techniques introduce
variability and stochastic behavior.
• Operating Environment The intrinsically unpredictable
nature of the environments in which software systems
operate determines that even though software operates
precisely as designed, its interactions with the outer world
may not be totally expected. For example, [2] shows that
several aircraft accidents have been attributed to “mode
confusion”, where the software operated as designed but
not as expected by the pilots.
• Computational Intractability From a theoretical point
of view, achieving exactness in the verification of system
properties is sometimes intractable. For example, [3] has
shown that the satisfiability of a very simple class of
real-time properties such as “every p-state is followed
by a q-state precisely 5 time units later” turns out to be
undecidable in a continuous model of time. On the other
hand, several real-time logics are decidable under discrete
approximations to the real time [4] or under interval
timing constraints that prohibit infinite accuracy [5].
Therefore, basing our reasoning about systems’ timing prop-
erties and timing constraint satisfactions on precise informa-
tion of real-world software systems is unpractical. Moreover,
the traditional view of equivalence between timed systems
and inclusion of timed trace set is hardly obtainable, neither
sufficient. In fact, it is more practical and more accurate
to allow impreciseness when modeling real-world systems.
Similarity metrics have been studied recently [6], [7], [8],
[9]. In parallel to the researches on similarities between timed
systems, our ongoing studies focus on the similarities between
timing constraint sets and their impacts on constraint satisfac-
tions. The constraint similarity theories can be further applied
to our non-intrusive, event-based feedback loop control system
for enhancing legacy systems with self-protection features.
II. SATISFACTIONS OF SIMILAR CONSTRAINT SETS BY
SIMILAR TIMED SYSTEMS
A. Similarities between Timed Systems
Timed systems model the sequence of system events and
timing information of those events. However, since timed
system models are approximations of the real world, achieving
exactness in these models are unrealistic [10], [11].
Huang et al. [7] investigate the real-time property preser-
vation between two similar timed state sequences (execution
traces of timed systems), and extend the results to timed
systems (a timed system is described and modeled by a set of
timed state sequences). More specifically, the authors define
the distance metric over timed state sequences dsup and the
weakening function over real-time properties Rµ(µ ∈ <+),
such that
• Relaxation Property of Rµ: For real-time property ϕ,
Rµ(ϕ) is weaker than ϕ; and the larger µ is, the weaker
is the real-time property Rµ(ϕ).
• Robustness Property of dsup: Given two timed state
sequences τ¯ and τ¯ ′ such that dsup(τ¯ , τ¯ ′) ≤ , if τ¯ satisfies
formula ϕ, the real-time property R2(ϕ) is preserved for
τ¯ ′.
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The authors extend these results to concurrent real-time
systems (with interleaving semantics) in [8]. However, in both
papers, they do not provide algorithms to compute distances
between systems, relying on system execution to estimate the
bound.
Henzinger et al. [6] define quantitative notions of timed
similarity and bisimilarity which generalize timed similarity
and bisimilarity relations [12] to metrics over timed sys-
tems. The authors show that both the timed computation
tree logic (TCTL) [13] and the discounted computation tree
logic (DCTL) [14] are robust under the bisimilarity metrics,
i.e., states similar under the metirc satisfy specifications with
similar timing requirements. They also give algorithms to
compute the similarity distance between two timed systems
modeled as timed automata to within any given precision.
B. Similarities between Timing Constraint Sets
In parallel to the works on similarity concepts for timed
state sequences and timed systems, we study similarities
between linear timing constraint sets which can be used to
express timing requirements for timed systems. Traditional
ways of comparing timing constraint sets search for exactness.
Consider the following problem of timed trace inclusion
Example 1: A timed trace of a set of real-time constraints
can be represented as a timed data stream1 [15]. The set
of all timed data streams satisfying a given set of real-time
constraints is often infinite. However, it can be represented as
a convex polyhedron in the affine space <n where n is the
number of constrained event types. For example, Fig. 1 shows
the trace polyhedron of the constraint set (1). t(e1)− t(e2) ≤ 6, t(e2)− t(e1) ≤ 6,t(e1)− t(e3) ≤ 7, t(e3)− t(e1) ≤ 3,
t(e2)− t(e3) ≤ 9, t(e3)− t(e2) ≤ 14
 (1)
Fig. 1. The set of timed data streams satisfying (1) can be represented as a
convex polyhedron (a pentagonal prism in this case) in affine space <3.
1A timed data stream over an event set E is a pair (a, α) where a is a
sequence with elements from E and α is a monotonically increasing sequence
with elements from <+ ∪ {+∞}.
From Fig.1, it is not hard to see that each plane representing
a constraint is parallel to the vector z = (−1)x1 + (−1)x2 +
(−1)x3, where vectors x1, x2, and x3 indicate time axes
of independent events e1, e2, and e3, respectively. Thus the
circumscribed polyhedron is in fact a prism. In the figure, the
pentagonal prism circumscribed by all but the plane represent-
ing the constraint t(e3) − t(e2) ≤ 14 characterizes the set of
allowed timed data streams, i.e., each point (t(e1), t(e2), t(e3))
in the prism uniquely maps to a timed data stream satisfying
the set of constraints.
Now, consider another set of timing constraints: t(e1)− t(e2) ≤ 5, t(e2)− t(e1) ≤ 3,t(e1)− t(e3) ≤ 5, t(e3)− t(e1) ≤ 2,
t(e2)− t(e3) ≤ 15
 (2)
To facilitate the discussion of trace inclusion, we show the
planes of the constraints in the same affine space <3 as in
(1), and view the space axiomatically in the direction z =
(−1)x1 + (−1)x2 + (−1)x3, as shown in Fig. 2
Fig. 2. Inclusion of two sets of timed data streams.
where the trace polyhedron of the constraint set (2) (light lines)
is included within that of (1) (bold lines), indicating that the
constraint set given in (2) is more stringent. 
As mentioned in Section I, behavioral similarities is more
practical than behavioral equivalence in real-world systems.
Now, consider the computation restricted by the following set
of timing constraints t(e1)− t(e2) ≤ 5, t(e2)− t(e1) ≤ 7t(e1)− t(e3) ≤ 5, t(e3)− t(e1) ≤ 2
t(e2)− t(e3) ≤ 10, t(e3)− t(e2) ≤ 5
 (3)
The relationship between computations restricted by con-
straint sets (1) and (3) is illustrated in Fig.3
By comparing Fig.2 and Fig.3, we can see that although
computations restricted by constraint sets (1) and (3) are not
mutually inclusive, constraint set (3) is more similar to (1) than
(2). Therefore, computations restricted by constraint sets (1)
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Fig. 3. The trace polyhedra of constraint sets (1) (bold lines) and (3) (light
lines), and their intersection (the dark gray region).
and (3) show more similarity than computations constrained
by (1) and (2).
The proposed work on quantifying similarities between
timing constraint sets is thus to
• define similarity metrics (e.g., percentage of intersection
or maximum distance) that reflect observations and their
geometric interpretations; and
• give efficient algorithms for calculating similarities under
such metrics. Under some metrics, the problem can be
intractable, e.g., calculating the percentage of intersection
could have exponential cost. In these cases, approxima-
tion algorithms are needed.
Our previous study has shown that the set of timed data
streams allowed by a set of real-time constraints does not
change when constraints between all event pairs are replaced
by implicit constraints derived by applying all-pairs shortest
paths algorithms on the corresponding timing constraint graph.
Based on this property, and the fact that the intersection of
convex sets is still convex, an intersection between two sets
of constrained timed data streams can be derived by forming
the union of the constraint sets and applying all-pairs shortest
path algorithms. Such intersections can be used for deriving
a constraint set that satisfies both sets of constraints, and
facilitating similarity comparisons of timing constraint sets.
For example, in Fig. 3, the intersection of trace polyhedra
of constraint sets (1) (bold lines) and (3) (light lines) is the
hexagonal prism in dark gray; and similarity between (1)
and (3) can be defined based on their closenesses to the
intersection.
C. How Similarity Relations Commute
In Section II-A and II-B, we discuss similarities between
timed systems and between timing constraint sets, respectively.
These results, together with the existing results on satisfiabili-
ties of timing constraints by timed systems, can be integrated
to study the satisfaction bounds of similar timing constraint
sets by similar timed systems. More specifically, assuming
that timed systems S1 and S2 can be shown to differ by 
(by results in Section II-A), timing constraint sets C1 and C2
can be shown to differ by ′ (by results in Section II-B), and
S1 satisfies C1 with weakening function Rµ as mentioned
in Section II-A2, some interesting questions would be: (1)
how does a replacement timed system (S2) satisfy the original
constraint set (C1); (2) how does the original timed system
(S1) satisfy a replacement constraint set (C2); and (3) how
does a replacement timed system (S2) satisfy a replacement
constraint set (C2)?
Fig. 4. Satisfaction of similar timing constraint sets by similar timed systems.
III. APPLICATION: A NON-INTRUSIVE APPROACH TO
ENHANCE LEGACY EMBEDDED CONTROL SYSTEMS WITH
CYBER PROTECTION FEATURES
We plan to apply the timing constraint similarity theo-
ries to the event-based feedback loop framework proposed
in [16].The framework is designed to externalize the cyber
attack-tolerant logic out of the controlled system to allow
for easier conception, maintenance, and extension of attack-
tolerant behaviors. Under this architecture, a controlled system
is monitored and compared with a system model that repre-
sents the essential components and their relationship with the
controlled system to determine the health of the system. Fig. 5
depicts the high-level view of our proposed architecture.
As shown in the figure, the newly added protection logic
is separated from the existing controlled system and its
activation is only through event observations. In addition,
the observation, reasoning, and action schemes are separated
into independent modules. Such architecture allows us to
change and incorporate different observation interests, reason-
ing schemes, and action strategies without much modification
to the controlled systems or other modules.
More specifically, the external layer contains three modules,
i.e., Observation, Evaluation, and Protection modules. These
three modules communicate with each other through standard
interfaces. The Observation module observes events generated
by the controlled system and maps them into a high level
abstraction so that the Evaluation model does not have to
2The interpretation of relaxing satisfactions of linear timing constraint
sets by timed systems can be slightly different from relaxing satisfactions
of temporal logics. The weakening function Rµ for a set of linear timing
constraint can be defined as incrementing each timing constraint in the set by
µ.
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Fig. 5. External control loop consisting of Observation, Evaluation, and
Protection modules.
be tied with a specific system or system specific events;
instead, the information will be provided to the Evaluation
module with high level abstractions to promote the separation
of reasoning logics from individual systems. The Evaluation
module is responsible for reasoning about the controlled sys-
tem from the information provided by the Observation module
and decides if the controlled system is behaving normally. The
Protection module interfaces with the controlled system and
impose protective constraints on the physical units to prevent
potential catastrophe.
Now, assuming that the Evaluation module carries a static
set of timing constraints C1 to be satisfied by the controlled
system, and the Protection module carries a dynamic set
of timing constraints C2 that constantly changes in order
to adjust the timing behavior of the controlled system. The
consistency between C1 and C2 can be guaranteed by ensuring
that the two sets do not differ by more than . The satisfaction
bounds mentioned in Section II-C can be used to improve
the predictability of the system: the controlled system and
the adaptive constraints in the Protection module may change,
the system’s timing behavior always stays within acceptable
ranges (bounded by the bounds) from the desired behavior
specified in the Evaluation module.
IV. CONCLUSION
Quantifications of similarities between timed state se-
quences and between timed systems have been studied. This
paper presents our ongoing researches on similarities between
timing constraint sets. Our preliminary results show the fol-
lowing:
• inclusion and intersection relations of timingly con-
strained trace sets can be derived by applying all-pairs
shortest paths algorithms on the corresponding constraint
graphs; and
• intersections of timingly constrained trace sets can be
used to derive similarity metrics between timing con-
straint sets.
Our future research aims at:
• define similarity metrics between timing constraint sets;
• give efficient algorithms for calculating similarities under
the metrics;
• study the satisfaction bounds of similar timing constraint
sets by similar timed systems; and
• apply the theoretical bounds to our event-based feedback
loop control system so that the predictability of the
system can be improved.
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Abstract-Dynamic Voltage Scaling (DVS) has been a key 
technique in exploiting the hardware characteristics of 
processors to reduce energy dissipation by lowering the supply 
voltage and operating frequency. The DVS algorithms are 
shown to be able to make dramatic energy savings while 
providing the necessary peak computation power in general-
purpose systems. However, the algorithm used to dynamically 
change the voltage and frequency introduces a lot of 
unnecessary switching points (points where frequencies are 
varied). Increase in switching points not only increases the 
power consumption of the system but waste of processor cycles 
also increases. We, in this paper, propose an approach that 
minimizes switching points and reduce the cost of switch. This 
approach also ensures timeline guarantees for real time tasks. 
 
I. INTRODUCTION 
Power considerations have become an increasingly 
dominant factor in the design of both portable and desk-top 
systems. Energy dissipated per cycle with CMOS circuitry 
scales quadratically to the supply voltage,  
f.V.C.P 2ddLα=  
where α is the switching activity, CL is the load 
capacitance, Vdd is the supply voltage and f is the frequency. 
An effective way to reduce power consumption is to lower 
the supply voltage level of a circuit. It usually prolongs the 
battery life but at the same time, real time constraints of the 
application are not guaranteed and hence it reduces the 
throughput. Recent trends in embedded hardware support 
multiple voltage and clock frequency settings at the processor 
level. DVS technology is used to dynamically scale the 
voltage and frequency of the processor to reduce energy 
consumptions and achieve optimal energy management for 
embedded systems. 
In time-constrained applications, often found in embedded 
systems like cellular phones and digital video cameras, DVS 
presents a serious problem. Changing the operating frequency 
of the processor will affect the execution time of the tasks 
and may violate some of the timeliness guarantees. RTDVS 
(real time DVS) algorithms not only minimize the energy 
consumption of the system but they also provide timeliness 
guarantees. However these algorithms introduce unnecessary 
switching points. Increase in number of switching points 
augments circuit delays and changing the operating frequency 
of the processor consumes energy itself. 
 This paper proposes an approach which minimizes the 
switching points and hence further reduces the energy 
consumption. We propose to decrease the frequency of the 
processor only at those instants after which processor will go 
idle, if frequency is not decreased.  
In next section, we present DVS and related work. Section 
3 presents the system model. Section 4 describes our 
approach. Conclusions are made in section 5. 
II. RELATED WORK 
DVS enables systems to operate under dynamically varied 
supply voltages, forms the basis for total power consumption 
reduction [7,8,9,10,11,12,13,14,15,16,17,19,20]. Since 
dynamic power is a quadratic function of the voltage, 
reducing the supply voltage and, therefore, the processor 
speed can effectively minimize the dynamic power 
consumption. 
In terms of reducing the overall energy consumption, many 
newly developed scheduling techniques, e.g. Irani et al. [3], 
Jejurikar et al. [1,2], Niu and Quan [4,5], and Yan et al. [6], 
are constructed based on the DVS schedule. For example, 
Yan et al. [6] proposed to first reduce the processor speed 
such that no real-time task misses its deadline and then adjust 
the voltage supply and body biasing voltage based on the 
processor speed to reduce the overall power consumption. 
Irani et al. [3] showed that the overall optimal voltage 
schedule can be constructed from the traditional DVS voltage 
schedule that optimizes the dynamic energy consumption.  
Pillai et al [22] has proposed two approaches: first, cycles 
conserving DVS minimizes energy cost but it increases 
unnecessarily switching points, second, look-ahead approach 
reduces the switching points but complexity is high to 
analyse the deferred work and to calculate the slow down 
factor. 
III. PRELIMINARIES 
In this section, we introduce the necessary notations and 
formulate the problem. 
A. System Model 
A periodic task set of n periodic and independent real time 
tasks is represented as { }n21 T,...,T,T=τ . A 4-tuple Τi = 
<Pi,Di,Ci,,Bi> is used to represent static parameters of each 
task Τi, where Pi is the period of the task, Di is the relative 
deadline, Ci is the worst case execution time, and Bi is the 
best case execution time for the task. AETi represents the 
Actual execution time of task Ti. 
All tasks are assumed to be pre-emptive. Each invocation 
of the task is called a job and the k
th
 job of task Τi is denoted 
as T
k
i. The tasks are scheduled on a single processor which 
supports multiple frequencies. Every frequency level has a 
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power consumption value and is also referred to as power 
state of the processor.  
IV. APPROACH DESCRIPTION 
Although real-time tasks are specified with worst-case 
computation requirements, they generally use much less than 
the worst case on most invocations. To take best advantage of 
this, a DVS mechanism could reduce the operating frequency 
and voltage when tasks use processor time less than their 
worst-case time allotment. When the task completes, actual 
processor cycles are compared with the worst-case execution 
time. Any unused cycles that were allotted to the task would 
normally (or eventually) be wasted, idling the processor. 
Instead of idling for extra processor cycles, DVS algorithms 
are used that avoid wasting cycles by reducing the operating 
frequency for subsequent ready tasks. These algorithms are 
tightly-coupled with the operating system’s task management 
services, since they may need to reduce frequency on task 
completion, and increase frequency on task release. These 
approaches are pessimistic as they reduce frequency of the 
processor right after the completion of the task (if Ci < AETi) 
and increase the frequency of the processor again when 
recently finished task releases again for next instant. They 
assume that these extra cycles will be wasted if frequency is 
not decreased right after the completion of a task. It may, 
unnecessarily, increase the switching points. Switching from 
one frequency level to other frequency level takes processor 
time and uses system energy and hence increases the power 
consumption of the processor. 
In this algorithm, we try to minimize the switching points. 
We propose to accumulate the cycles (Ci-AETi) and don’t 
decrease frequency until a point after which these cycles will 
be wasted, idling the processor, if frequency of the processor 
is not decreased.  
T1 T2 T3
T1 T2 T3
D1 D3D2
T1 T2
D1 D3D2
T1 T2
T3
(b) Processor is idle as frequency is not decreased for T3
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Figure 1: Comparison of two approaches 
 
In the Figure 1, we have demonstrated our approach that 
how switching points are decreased. In Figure 1 (a), 
frequency of processor for task T2 is decreased because T1 has 
used fewer processor cycles than its C1.  When task T2 
finishes its execution, frequency for task T3 is decreased 
again (as task T2 has also used fewer processor cycles than its 
C2). Frequencies are restored again at instants when tasks T1 
and T2 are released for their next jobs. In Figure 1 (c), we 
have demonstrated that frequency for task T2 is not decreased 
even if AET1 of task T1 is smaller than its C1. Frequency for 
task T3 is decreased because there will be idle time on 
processor (Figure 1 (b)), before D1 if frequency will not be 
decreased for task T3. 
A. Identification of switching points 
Whenever a task finishes its execution, number of ready 
tasks is tested in the ready queue of the scheduler and if it is 
more than one then frequency of the processor is not 
decreased. If number of ready tasks in the scheduler is one 
then subsequent calculations for identification of switching 
points are performed (Figure 2).  
Frequency of the processor is changed only at those 
instants after which processor will go idle if frequency is not 
decreased. According to our approach, frequency of the 
system is decreased at point ts when there is only one ready 
task Ti (in the ready queue of the scheduler) and   
completed
ii
rem
i CCC −=  
e
j
rem
is rCt <+  
rem
iC represents the remaining time of execution of task Ti 
and
e
jr is the earliest release time of task Tj ,1≤ j ≤ n, after 
time instant ts and 
completed
iC represents the fraction of  Ci of 
task Ti which has been executed until instant ts.  
At this time instant, frequency of the processor is decreased 
to extend the execution of task Ti until the
e
jr .  
Task finishes 
Number of Ready 
tasks >1 ?
If
ts+Ci > rej?rej represents 
the earliest 
release time of 
task Tj after 
instant ts. 
Where 1≤ j ≥n
Calculate α factor &
Decrease frequency 
Of Processor
No
No
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Yes
 
Figure 2: Approach Description (Flow Diagram) 
 
B. Calculation of slow down (α) factor: 
Once appropriate switching point is identified, frequency 
of the processor is decreased by a factor of α (α < 1) which is 
calculated in following way: 
f.f
  1          
tr
C
new
s
e
j
rem
i
α
αα
=
<
−
=
 
C. Processor idling 
Actual execution time of task Ti may vary from Bi 
processor cycles to Ci processor cycles.  
10
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Figure 3: Idle time on the processor 
 
If frequency of the processor (for a single task Ti)is 
decreased considering that task Ti will take Ci time units will 
cause a lot of cycles unused if its AETi appears to be much 
smaller than its Ci (Figure 3b). In worst case, processor may 
go idle for processor cycles (Ci-Bi)/α.  
1) Minimizing processor idle time: 
Accumulation of cycles is used to decrease the frequency 
of one task. Frequency of the processor may be very low 
when remaining execution time of task and wasted time will 
be increased as well. 
 There is a need to define an approach such that wasted 
time (idle time) on processor is minimized. This paper 
proposes to calculate the slow down factor by considering Bi 
instead of Ci.  
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Figure 4: Folding execution time 
 
In this case slow down factor α is calculated as: 
completed
ii
rem
i CBB −=  
rem
iB  represents the remaining execution time of task Ti 
while considering that Ti will take Bi time units to execute. 
f.f
tr
B
new
s
e
j
rem
i
α
α
=
−
=
  
This may cause task Ti to miss its deadline if its AETi 
comes out to be more than Bi. To ensure timeline guarantees 
for task Ti, there is a need to increase the frequency back to 
normal  value at time tl before the earliest release time 
e
jr  of 
task Tj 1≤ j ≤n. This time is calculated by folding back a part 
of task Ti that was crossing the
e
jr  (Figure 4b).  






−
−
−−= α1
BC
trt iis
e
jl  
tl represents a time after which frequency of processors is 
restored to normal value i.e. slow down factor=1. 
This approach has one possible drawback which is the cost 
of switching frequency of processor from very low value to 
normal (i.e. α =1). 
D. Gradual Increase in Frequency: 
The main reason to change the frequency (increasing) in 
gradual steps is the DVFS switching cost, which includes 
both time and energy cost. Switching cost is proportional to 
the magnitude of the switch. 
T1 T2 T3
T4
T1 T2
T3
T4
T1 T2
T1 T2
Gradua
l steps
(a) Minimum number of switching points 
but switching cost is high
D1 D2
D1 D2(b) Number of switching points are 
increased but switching cost is low  
Figure 5: Gradual increase in frequency of the processor 
 
We propose to change the frequency in such a way that 
switching cost is reduced. Switching cost is low when 
frequency of the processor is changed from a high value to 
low value but cost is high in case of transition from low to 
high frequency. Moreover switching cost also depends upon 
the size of step (difference between the current value of 
frequency and next value of frequency). That’s why we have 
proposed to increase the frequency in gradual steps until 
frequency is restored to normal value (i.e. until slow down 
factor = 1). This approach is similar to the approach 
explained in the above section with only difference that 
frequency of the processor is decreased when there are two 
(or more (optional)/auto adaptive) tasks in the ready queue of 
the scheduler. Slow down factor for first task (higher priority 
first task Tf) is selected to be higher than that for second task 
Ts. To achieve this, more accumulated cycles are allocated to 
first task than to second task. 
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CYf represents the cycles allotted to higher priority task (Tf) 
and CYs represents cycles allocated to task Ts.  
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Higher priority task T3 (figure 5b) is allocated more cycles to 
keep process frequency lower during execution of task T3 
than that for task T4. Frequency for task T4 will be higher than 
that of T3 and it will be restored to normal value (α=1) at
e
jr . 
V. CONCLUSIONS 
In this paper, we have extended the approach of dynamic 
voltage and frequency scaling scheme for multiple-clock-
domain processors. The fundamental difference between this 
scheme and prior online DVFS schemes is in terms of 
minimizing switching points. 
In addition, we have proposed an extension to our own 
approach which provides a trade off between number of 
switching points and cost of a switch. In this approach, cost 
of switch is minimized at the cost of increase in switching 
points. 
We have analysed (with some manual example) that 30% 
switching points are decreased as compared to existing 
approaches. In future we are planning to simulate the 
algorithm on CoFluent Design [21]. 
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Abstract
Worst-case response time analysis of hard real-time tasks
under hierarchical fixed priority pre-emptive scheduling
(H-FPPS) has been addressed in a number of papers. Based
on an exact schedulability condition, we showed in [4] that
the existing analysis can be improved for H-FPPS when de-
ferrable servers are used. In this paper, we reconsider re-
sponse time analysis and show that improvements are not
straightforward, because the worst-case response time of a
task is not necessarily assumed for the first job when re-
leased at a critical instant. The paper includes a brief in-
vestigation of best-case response times and response jitter.
1. Introduction
Today, fixed-priority pre-emptive scheduling (FPPS) is
a de-facto standard in industry for scheduling systems with
real-time constraints. A major shortcoming of FPPS, how-
ever, is that temporary or permanent faults occurring in one
application can hamper the execution of other applications.
To resolve this shortcoming, the notion of resource reserva-
tion [8] has been proposed. Resource reservation provides
isolation between applications, effectively protecting an ap-
plication against other, malfunctioning applications.
In a basic setting of a real-time system, we consider a set
of independent applications, where each application con-
sists of a set of periodically released, hard real-time tasks
that are executed on a shared resource. We assume two-
level hierarchical scheduling, where a global scheduler de-
termines which application should be provided the resource
and a local scheduler determines which of the chosen ap-
plication’s tasks should execute. Although each application
could have a dedicated scheduler, we assume FPPS for ev-
ery application. For temporal protection, each application
is associated a dedicated reservation. We assume a periodic
resource model [11] for reservations. Conceivable imple-
mentations include FPPS for global scheduling using a spe-
cific type of server, such as the periodic server [5] or the
deferrable server [12].
Worst-case response time analysis of real-time tasks un-
der hierarchical FPPS (H-FPPS) using deferrable servers
has been addressed in [1, 5, 6, 10], where the analysis pre-
sented in [5] improves on the earlier work. Based on an ex-
act schedulability condition, we showed in [4] that the anal-
ysis in [5] can be improved for a deferrable server at highest
priority when that server is exclusively used for hard real-
time tasks. In this paper, we reconsider worst-case response
time analysis. We show that improving the existing analysis
is not straightforward, because the worst-case response time
of a task is not necessarily assumed for the first job when
released at a critical instant. For illustration purposes, we
consider a specific class of subsystems S and an example
subsystem S ∈ S . The paper includes a brief investigation
of best-case response times and response jitter.
This paper is organized as follows. In Section 2, we
briefly recapitulate existing results for our class of subsys-
tems S and introduce our example subsystem S ∈ S . This
example clearly illustrated the potential for improvement.
We investigate response times and response jitter for our
example in Section 3, and conclude the paper in Section 4.
2. A recapitulation of existing analysis
In this section, we briefly recapitulate existing analysis.
We start with a description of a scheduling model for our
class S and present our example S ∈ S . Next, we reca-
pitulate the analysis for a periodic resource model [11], a
periodic server [5], and a deferrable server [4], which we
illustrate by means of S. We conclude with an overview.
2.1. A scheduling model
We assume FPPS for global scheduling, and consider
a class of subsystems S consisting of an application with
a single, periodic hard real-time task τ and an associated
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server σ at highest priority. The server σ is characterized
by a replenishment period T σ and a capacity Cσ, where
0 < Cσ ≤ T σ. Without loss of generality, we assume that
σ is replenished for the first time at time ϕσ = 0. The task
τ is characterized by a period T τ, a computation time Cτ,
and a relative deadline Dτ, where 0 < Cτ ≤ Dτ ≤ T τ. We
assume that τ is released for the first time at time ϕτ ≥ ϕσ,
i.e. at or after the first replenishment of σ. The worst-case
response time WRτ of the task τ is the longest possible time
from its arrival to its completion. The utilization Uτ of τ is
given by C
τ
T τ and the utilization U
σ of σ by C
σ
T σ . A necessary
schedulability condition for S is given by [4]
Uτ ≤Uσ ≤ 1. (1)
2.2. An example subsystem
For illustration purposes, we use an example subsystem
S ∈ S with characteristics as described in Table 1. Note
T = D C
σ 3 Cσ
τ 5 2
Table 1. Characteristics of subsystem S.
that τ is an unbound task [5], because its period T τ is not
an integral multiple of the period T σ of the server. In this
section, we are interested in the minimum capacity Cσmin for
the various approaches, where Cσmin = min{Cσ|WRτ ≤ Dτ}.
Given (1), Cσmin ≥Uσ ·T τ = 1.2.
2.3. Analysis for periodic resource model
Based on [11], we merely postulate the following lemma.
Without further elaboration, we mention that we can postu-
late similar lemmas for the analysis of S based on the ab-
stract server model in [6] and deferrable servers in [10].
Lemma 1 Assuming a periodic resource model for S , the
worst-case response time WRτ of task τ is given by
WRτ =Cτ+
(⌈
Cτ
Cσ
⌉
+1
)
(T σ−Cσ) . (2)
Given (2), we derive for our example S that the minimum
capacity for a periodic resource model is given by Cσmin = 2.
For this capacity, we find WRτ = 4.
2.4. Analysis for a periodic server
Strictly spoken, our class of subsystems S does not sat-
isfy the model described in [5], because that article assumes
that every set of tasks associated with a server contains at
least one soft real-time task. Fortunately, a periodic server
provides its resources irrespective of demand. As a result,
the soft real-time tasks of a task set do not hamper the ex-
ecution of the hard real-time tasks with which they share
a periodic server. The analysis presented in [5] therefore
equally well applies to S in general and S in particular. For
an unbound task, we derive from [5] that WRτ is given by
WRτ =Cτ+
⌈
Cτ
Cσ
⌉
(T σ−Cσ) . (3)
Without further elaboration, we mention that (3) also holds
for the analysis of S based on a deferrable server in [1].
Given (3), we derive that Cσmin = 1.5, giving rise to WR
τ = 5.
2.5. Analysis for a deferrable server
The following theorem for S has been formulated in [4]
as a corollary of a central theorem.
Theorem 1 Consider a highest-priority deferrable server
σ with period T σ and capacity Cσ. Furthermore, assume
that the server is associated with a periodic task τ with
period T τ, worst-case computation time Cτ, and deadline
Dτ = T τ, where the first release of τ takes place at or after
the first replenishment of σ. The deadline Dτ is met when
the respective utilizations satisfy the following inequality
Uτ ≤Uσ ≤ 1. (4)
Note that (4) is a necessary and sufficient (i.e. exact)
schedulability condition for both the task and the server.
Further note that (1) and (4) are identical, implying that a
deferrable server is optimal for S when Dτ = T τ.
According to Theorem 1, S is schedulable using a de-
ferrable server with Cσmin = U
τ ·T σ = 1.2. The worst-case
response time WRτ of task τ is a topic of Section 3.
2.6. Overview
Table 2 gives an overview of the minimum capacities
Cσmin and minimum server utilities U
σ
min for the various ap-
proaches for S that guarantee schedulability of task τ. The
table includes the worst-case response time WRτ of τ as de-
termined by the various approaches.
Cσmin U
σ
min WR
τ
periodic resource model [11] 2.0 5/6 4.0
abstract server model [6] 2.0 5/6 4.0
deferrable server [10] 2.0 5/6 4.0
periodic server [5] 1.5 1/2 5.0
deferrable server [1] 1.5 1/2 5.0
deferrable server (this paper) 1.2 2/5 4.4
Table 2. A comparison of approaches for S.
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0 5 10 time
task τ
server σ
3.8 4.4 3.2
15
Legend:
capacity provision
capacity deferral
capacity consumption / execution
preemption or capacity depleted
1.2 1.2 1.22.4 1.8
Figure 1. Timeline for S with a release of task τ at the start of the period of the deferrable server
σ. The numbers at the top right corner of the boxes denote the response times of the respective
releases.
0 5 10 time
task τ
server σ
3.0 3.8 4.4
15
2.0 1.2 1.23.0 2.4 3.01.8
3.2
20
ϕτ = 0.8
lcm(Tσ,Tτ)start-up
Figure 2. Timelines for S with a first release of task τ at ϕτ = 0.8 using a deferrable server σ.
3. On response times and response jitter
We will now explore the example in more detail by con-
sidering the worst-case response time, best-case response
time, and response jitter of task τ of S as a function of ϕτ
for a deferrable server with a capacity Cσ = 1.2.
3.1. Worst-case response times
Because the greatest common divisor of T τ and T σ is
equal to 1, we can restrict ϕτ to values in the interval [0,1).
As illustrated in Figure 3, WRτ is equal to 4.4 and assumed
for ϕτ = 0, i.e. when τ is released at the start of the pe-
riod of the deferrable server σ. Hence, a critical instant [7]
occurs for ϕτ = 0. Figure 1 shows a timeline with the exe-
WRτ(ϕτ)
4
3
0 1.00.80.60.40.2 ϕτ
Figure 3. Worst-case response times of task
τ as a function of the first release time ϕτ.
cutions of the server and the task for ϕτ = 0 in an interval
of length 15, i.e. equal to the hyperperiod H of the server
and the task, which is equal to the least common multiple
(lcm) of their periods, i.e. H = lcm(T σ,T τ). The schedule
in [0,15) is repeated in the intervals [hH,(h+ 1)H), with
h∈N, i.e. the schedule is periodic with period H. From this
figure, we conclude that capacity deferral of σ is a prereq-
uisite for schedulability of S with a capacity Cσ = 1.2, and
S is therefore not schedulable with a periodic server with
that capacity. We observe that the worst-case response time
of the task is assumed for the 2nd rather than the 1st job.
Hence, we need to revisit the notion of active period [2] in
the context of H-FPPS to take account of this fact.
3.2. Investigating best-case response times
Unlike worst-case response times, we cannot restrict ϕτ
to values in the interval [0,gcd(T τ,T σ)), but have to con-
sider values in the interval [0,T σ) instead. This is caused
by the fact that the response time of τ in the start-up phase
can be smaller than the response time in the stable phase,
as illustrated for ϕτ = 0.8 in Figure 2. Although the relative
phasing of the 1st job of τ at time t = 0.8 compared to the
1st replenishment of σ is identical to that of the 4th job of
τ at time t = 15.8 compared to the 6th replenishment of σ,
the response time of the 1st job Rτ1 = 3.0 and of the 4
th job
Rτ4 = 3.2. These differences in response times are caused by
the fact that the execution of the 1st job is not influenced by
earlier jobs, whereas the execution of the 4th job is.
BRτ(ϕτ)
3
2
0 0.5 3.02.01.0 ϕτ
1
2.51.5
Figure 4. Best-case response time of task τ
during its lifetime as a function of ϕτ. The
dashed line shows the shortest response
time in the stable phase.
The best-case response time BRτ(ϕτ) of τ is shown in
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Figure 4. The dashed line in this figure shows for which
values of ϕτ the shortest response time in the stable phase
is larger than the shortest response time in the start-up
phase. From this figure, we draw the following conclusions.
Firstly, the best-case response time under arbitrary phasing
is 2.0, which is equal to the computation time Cτ of τ. Sec-
ondly, if we only consider response times of τ in the sta-
ble phase, the shortest response time becomes 2.6. Finally,
BRτ(ϕτ) is determined by the start-up phase for phasings
ϕτ ∈ (0.6,2.6).
3.3. Investigating response jitter
The response jitter of task τ as function of ϕτ is defined
as
RJτ(ϕτ) = WRτ(ϕτ)−BRτ(ϕτ). (5)
The response jitter RJτ(ϕτ) is illustrated in Figure 5. No-
tably, RJτ(ϕτ) is constant in the stable phase.
RJτ(ϕτ)
2
0 0.5 3.02.01.0 ϕτ
1
2.51.5
Figure 5. Response jitter of task τ during its
lifetime as a function of ϕτ. The dashed line
shows the response jitter in the stable phase.
4. Conclusion
Based on an exact schedulability condition, we showed
in [4] that existing worst-case response time analysis of hard
real-time tasks under H-FPPS can be improved when de-
ferrable servers are used. In this paper, we investigated that
identified opportunity to exploit the preservation strategy of
deferrable servers. To that end, we considered a specific ex-
ample subsystem with (i) a server used at highest priority
and (ii) a period of its task that is not an integral multiple
of the period of its server. For our example, the utilization
of the server can be significantly reduced when using a de-
ferrable server rather than a periodic server or assuming a
periodic resource model. Given these initial results, appli-
cation of a deferrable server can be an attractive alternative
for resource-constrained systems with stringent timing re-
quirements for a specific application when no appropriate
period can be selected for its associated server. Unfortu-
nately, improving the existing analysis turns out to be non-
trivial, because the worst-case response time of a task is not
necessarily assumed for the first job when released at a crit-
ical instant.
Using the same example, we briefly investigated best-
case response times and response jitter. Unlike existing
best-case response times of tasks under FPPS [3, 9], we
did not assume infinite repetitions towards both ends of the
time axis. As a result, the best-case response time of a task
is determined by a start-up phase for specific phasings of
the task relative to the server. When the start-up phase can
be ignored, the best-case response time becomes larger and,
correspondingly, the response jitter becomes smaller.
Improved response time analysis of H-FPPS using de-
ferrable servers is a topic of future work, and we are cur-
rently re-investigating the notions of critical instant and ac-
tive period in this context.
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Abstract
Mobile elements, which can traverse the deployment
area and convey the observed data from static sensor nodes
to a base station, has been introduced for energy efficient
data collection in wireless sensor networks (WSNs). How-
ever, most existing solutions only calculate a single path
for the mobile element, which may lead to quick energy de-
pletion for sensor nodes that are far away from the path.
In this paper, for real-time data collection in a WSN with
one mobile element, we study the adaptive path scheduling
problem for prolonging the lifetime of the WSN. Here, mul-
tiple paths are planned and the mobile element follows the
paths in turn to balance the energy consumption on indi-
vidual sensor nodes, thus to extend the WSN’s lifetime. We
first illustrate the problem with one motivational example.
Then, for cases where the movement of the mobile element
is restricted (e.g., straight lines), we propose and analyze
the optimal solutions. For the general cases, we discuss the
issues involved and speculate our future research directions.
1 Introduction
In the recent past, the popularity of wireless sensor net-
works (WSNs) has been manifested by their deployment in
many real-life applications (e.g., habitat study [4] and ecol-
ogy monitoring [7]). With potentially a large number of
sensor nodes scattered in a region of interest, the main prob-
lem in WSNs is how to efficiently aggregate the data at each
node to a base station, which has the computational power
to store and process all the collected data [1, 2]. Note that,
sensor nodes are generally battery powered and it is hard (if
not impossible) to replace those batteries after their deploy-
ment. Therefore, developing energy efficient data collection
schemes is ultimately important.
In conventional WSN deployments, the data collection
∗This work was supported in part by NSF awards CNS-0720651 and
CCF-0702728.
is normally achieved by using a multi-hop data forwarding
mechanism. Here, for the nodes that are far away and can-
not reach the base station in a single hop, the data will be
relayed by the near to base station neighbors [1]. However,
in this scheme, the energy budget for the nodes that are close
to the base station will be quickly depleted due to their high
data transmission activities and the lifetime of the WSN is
rather limited.
To address this problem, mobile elements, which can
move around the deployed field and convey the data from
each sensor node to the base station, have been proposed [5,
6, 10]. The main problem in this scheme is how to control
the mobility of the mobile elements for efficient data collec-
tion while satisfying various constraints (e.g., before buffer
is full on each sensor node [6]). More recently, considering
the constraint that the mobile element may not be reachable
from every sensor node, the hybrid approaches that combine
multi-hop and mobile elements have been studied [3, 9, 8].
Here, the data is first aggregated locally using multi-hop
schemes to some rendezvous points. Then, the mobile ele-
ment visits these points to pick the data up [9].
Note that, in the existing studies involving mobile ele-
ments, only a single path is calculated for each mobile ele-
ment and the same path is followed repeatedly during data
collection [3, 9]. However, such a solution with a single
path may lead to uneven energy depletion rate for sensor
nodes in WSNs. For instance, in WSNs where the mobile
element collects data from each node directly, the nodes that
are far away from the path will use up their energy budget
quickly leading to limited lifetime for such WSNs.
In this paper, for real-time data collection in WSNs with
a single mobile element that collects data directly from each
sensor node, we study the adaptive path scheduling prob-
lem. Different from the single-path solutions, the key idea
is to calculate multiple paths for the mobile element. Dur-
ing data collection, the paths are followed in turn to balance
the energy consumption on individual sensor nodes, thus to
extend the lifetime of the WSNs.
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Figure 1. Motivational Example: Adaptive Paths for one Mobile Element
2 System Models and Assumptions
In this section, we first present the system models and
state our assumptions. The WSN considered consists of n
static sensor nodes that are deployed in the field, one base
station and one mobile element. The position for the node
Ni (i = 1, . . . , n) is given as (xi, yi), which is assumed to
be known. The base station is located at (x0, y0). Departing
from the base station, the mobile element needs to travel
through the field, collect data from each sensor node directly
and return to the base station for conveying the collected
data and recharging within a given time1 T .
It is well-known that, for wireless communication be-
tween two nodes with distance d, the transmission power P
needed can be modeled as:
P = αdβ (1)
where α and β are system dependent parameters. Suppose
that the mobile element follows a travel pathPH during one
round of data collection, the amount of energy consumed by
node Ni for transmitting data to the mobile element can be
calculated as Ei = Pi · t = αdβi t, where di is the shortest
distance from Ni to PH and t is transmission time. As-
suming that the sensor nodes have the same sampling rate,
the amount of data collected at each node will be the same
during any time interval T and t will be a constant. The
maximum transmission range at the maximum power level
Pmax is assumed to be dmax, which limits the maximum
distance from any node to the path of the mobile element.
Therefore, to minimize the energy consumption at each
node, it is desired for the mobile element to visit the lo-
cation of each and every sensor node. However, due to
the time limitation T , the length of PH will be limited by
L = S · T , where S is the constant moving speed of the
mobile element. Note that the lifetime of WSNs is limited
by the node(s) consuming the highest amount of energy.
1The time may be limited by the buffer size on sensor nodes, or the
energy budget of the mobile element.
With the goal of maximizing the lifetime of the WSN,
in this work, we study the path planning problem for
the mobile element. Different from previous work, we
focus on adaptive path scheduling, where multiple paths
will be planned and are followed in turn by the mobile
element to balance the energy consumed at each node.
3 One Motivational Example
We first illustrate the problem with one example, where
8 sensor nodes are placed on a 4 × 4 grid field as shown in
Figure 1(a). Here, the base station is located at (0, 0) and
the mobile element needs to follow the grid on the field.
Suppose that the grid size is 1 and the path length limit of
the mobile element is 10. It can be easily seen that it is
not possible for the mobile element to visit each and every
sensor node during one round of data collection.
PS1 PS2 PS3 PS4
N1 0βt 0βt 0βt 0βt
N2 0βt 12βt 9βt 8βt
N3 0βt 0βt 6βt 8βt
N4 0βt 0βt 3βt 4βt
N5 0βt 0βt 3βt 4βt
N6 12βt 12βt 9βt 8βt
N7 24βt 12βt 9βt 8βt
N8 12βt 12βt 9βt 8βt
Total 48βt 48βt 48βt 48βt
Table 1. Energy consumed by the sensor
nodes for transmitting data during 12 rounds
of data collection with different sets of paths.
Suppose that a path PH1 is calculated as shown in Fig-
ure 1(b). For illustration purpose, we assume thatα = 1 and
β = 2. Moreover, the transmission energy for the nodes on
the path is assumed to be negligible. For the schemes with
the single path PH1, after 12 rounds of data collection, the
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energy consumption of each node for transmitting the data
is shown in the second column (i.e., labeled as PS1) in Ta-
ble 1. Here, we can see that node N7 consumes much more
energy than other nodes.
Instead of always following the same path, we may cal-
culate two paths (PH1 and PH2, as shown in Figure 1(c))
and the mobile element can follow them alternatively. In
this case, the energy consumption of each node for 12
rounds of data collection is shown in the third column (la-
beled as PS2) of Table 1. Suppose that the WSN can be
operated until the first node uses up its energy, using two
paths can effectively double the lifetime of the WSN as that
of the single path option. Note that, the total energy con-
sumed by all the nodes is the same as the previous case.
The lifetime of the WSN can be further improved when
more paths can be exploited. The case with four paths is
shown in Figure 1(d) and the fourth column of Table 1. Note
that the paths may be followed differently by the mobile el-
ement for better performance. For the four paths in Fig-
ure 1(d), if PH1 and PH2 are followed once while PH3
and PH4 are followed twice in sequence, the correspond-
ing energy consumption of the nodes is shown in the last
column in Table 1. Here, the lifetime of the WSN can be
tripled compared to that of the single path option. Again,
the total energy consumption for all nodes is the same.
Therefore, to maximize the lifetime of the WSN, in-
stead of minimizing the overall energy for all nodes [9], we
should focus on minimizing the energy consumption on in-
dividual nodes. Another interesting observation from this
example is that, for the nodes that are close to the base sta-
tion (e.g., N1), their energy consumption is much less since
most paths pass by or are close to such nodes.
4 Adaptive Mobile Element Path Scheduling
Let’s first formally state the adaptive mobile element
path scheduling problem with the assumption that the WSN
can operate until the first node dies. For a given WSN with
n sensor nodes and one mobile element, finding the set of
paths PS = {PH1, . . . , PHk} for the mobile element to:
Minimize
(
max
∀i
Ei = max
∀i
∑k
j=1 α(d
j
i )
β
k
)
(2)
subject to
|PHj | ≤ L, ∀j (3)
d
j
i ≤ d
max, ∀i∀j (4)
whereEi is the average energy consumption for nodeNi for
one round of data collection; |PHj | stands for the length of
path PHj and dji is the minimum distance from node Ni to
path PHj . k is the number of paths to be calculated.
4.1 Restricted Paths
In some applications, the movement of the mobile ele-
ment may be restricted [5]. In what follows, suppose that
the mobile element can only move horizontally (i.e., in x-
direction) along a straight line. We need to find the op-
timal path location (i.e., y-coordinate) for the mobile ele-
ment, which will communicate with each node when they
are vertically aligned.
For the case of k = 1 (i.e., a single path is used), Ei will
reach its maximum value at the sensor node(s) with max-
imum and/or minimum y coordinates. Therefore, to mini-
mize the maximum value of Ei, the optimal path location
is Yopt = ymin+ymax2 , where ymax and ymin are the maxi-
mum and minimum y coordinates of the nodes, respectively.
For the case of k > 1, as stated in the following theorem,
the optimal location for all paths will overlap at Yopt. The
proof is omitted due to space limitation.
Theorem 1 Suppose that the movement of the mobile ele-
ment in a WSN is restricted along the x-direction, the loca-
tion of the optimal path for the mobile element to minimize
the highest energy consumption among all nodes is Yopt.
4.2 Unrestricted Paths
The problem of finding the general paths is similar to the
traveling salesman problem (TSP) with neighborhood and
is expected to be NP-hard. In this work, we focus on two
different heuristic approaches for solving the problem. De-
noted by shrinking path planning (SPP), one approach first
constructs the complete path for the TSP which visits all
nodes (the computational efficient MST approximation can
be used). Then, nodes are removed from the path (with the
constraint of Equation 4) one by one until the path length
satisfies Equation 3. Starting from the opposite direction,
the growing path planning (GPP) approach first finds a par-
tial path by solving the TSP with a subset of nodes. Then
the partial path is extended to make sure that the distance
from the path to the remaining nodes satisfies Equation 4.
If the path is still within the limit, the path can be further
extended to reach the remaining node as close as possible.
Focusing on GPP approach, in what follows, we discuss
both offline and online heuristic schemes.
Offline Planning for k Paths: To find out k fixed paths
offline, we can calculate them independently or iteratively.
For the independent scheme, we first divide the n nodes into
k seed subsets with each subset having ⌈n
k
⌉ seed nodes in
it. This guarantees that each node serves at least as a seed
node in one subset. For each of the seed subsets, a path will
be calculated following the GPP approach, which will pass
by the node in the subset while getting as close as possible
to other nodes.
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Figure 2. Addition of a node to a path
For a subset of seed nodes, suppose the initial partial
path obtained is PHi. The detailed steps for adding a node
Nj into the path are explained below. Depending on which
point on the path PHi has the minimum distance to Nj ,
there are two cases.
The first case is shown in Figure 2(a), where the point is
on one edge of PHi: . . . , Ni,Ni+1, Ni+2,Ni+3, . . .. If the
distance from Nj to the edge (Ni+1, Ni+2) is no more than
dmax, we will ignore the node Nj during the first phase
of extending PHi. Otherwise, the path has to be first ex-
tended to the point N ′j , such that d(Nj , N ′j) ≤ dmax. Here,
the path length will be increased by δ = d(Ni+1, Nj) +
d(Nj , Ni+2) − d(Ni+1, Ni+2). After extending the path
PHi to node N ′j , the closest point from PHi to node Nj
can be illustrated as the second case in Figure 2(b).
Suppose that, after incorporating all the remaining nodes
in the first phase, the current path length is |PHi|. If
|PHi| > L, the construction of PHi fails. Otherwise,
during the second phase, we can further extend PHi to
get as close to node Nj as possible while making sure
|PHi| ≤ L. In the second phase of extending PHi,
if |PHi| + δ ≤ L, path PHi can be extended to in-
clude nodeNj by adding edges (Ni+1, Nj) and (Nj , Ni+2)
while removing edge (Ni+1, Ni+2). Otherwise, if |PHi|+
δ > L, we can partially add node Nj by extending the
path to a virtual node N ′j . And the path PHi will be
. . . , Ni, Ni+1, N
′
j, Ni+2, Ni+3, . . .. The details on how to
calculate the position of N ′j is omitted due to space limita-
tion. So as the discussion on extending path PHi for the
second case shown in Figure 2(b).
For the iterative scheme, we can construct the first path
by randomly selecting some seed nodes. After that, the se-
lection of the seed nodes for constructing the ith path will
depend on the energy consumed by the nodes in the first
(i − 1) paths. Nodes that consumed the highest amount of
energy have higher priority for being selected as seed nodes.
Online Adaptive Path Planning/Scheduling: Instead of
using k predetermined paths, new paths can be computed on
the fly at runtime. Using the same idea in the offline iterative
scheme, a new path can be calculated based on the remain-
ing energy consumption of the nodes. To amortize the cost
of path computation, each path can be used for R rounds of
data collection. Or, a new path is calculated whenever the
remaining energy ratio between the sensor with most energy
and least energy is above a certain threshold τ .
5 Conclusion and Future Work
Existing approaches using mobile elements for data col-
lection in WSNs normally plan a single path, which may
lead to quick energy depletion for sensor nodes that are
far away from the path. In this paper, we introduce the
adaptive path planning/scheduling problem, where multiple
paths are planned and followed in turn to balance the energy
consumption on individual sensor nodes, thus to extend the
WSN’s lifetime. For cases with restricted movement of the
mobile element, one optimal solution is analyzed. For gen-
eral cases, different approaches to find multiple paths are
discussed, where nodes with higher energy consumption are
more likely to be on the constructed paths.
For our future work, we will consider cases where the
lifetime of WSN can last until multiple nodes die. More-
over, adaptive path scheduling for hybrid schemes with
multi-hop data forwarding will be studied.
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Abstract
Quality of Service (QoS) provisioning for divisible loads
in clusters can be enabled using real-time scheduling the-
ory, but is based on an important assumption: that the
scheduler knows the execution time of every task in the
workload. Information from production clusters, however,
shows that estimated execution times of tasks are often in-
accurate. Most of the work on scheduling divisible loads on
clusters is based on this information, and therefore maybe
of limited use when applied in practice. In this paper, we
present our ongoing work to develop an EDF (earliest dead-
line first) scheduling algorithm with a feedback mechanism
that is able to solve this problem. The objective of the new
algorithm is to provide QoS provisioning of divisible loads
when estimated execution times of tasks are inaccurate.
1 Introduction
Scheduling of arbitrarily divisible loads represents a prob-
lem of great significance for cluster-based research com-
puting facilities such as the U.S. CMS (Compact Muon
Solenoid) Tier-2 sites [5]. One of the management goals at
the University of Nebraska-Lincoln (UNL) Research Com-
puting Facility (RCF) is to provide a multi-tiered QoS
scheduling framework in which applications “pay” accord-
ing to the response time requested for a job [5].
Previous work on Quality of Service (QoS) provision-
ing for divisible loads in a cluster computing environment,
however, is based on an important assumption: the sched-
uler needs to know the execution time of every task in the
workload in advance. Scheduling decisions may be ineffi-
cient if this information is not accurate. Estimation of task
execution time is a hard problem not only in real-time sys-
tems but also in general cases [6]. Although much work has
been done to improve this estimation, there are always un-
certainties in task execution times. In distributed systems,
this problem becomes even harder because a task might be
executed on multiple processors, and communication time
should also be considered [1, 7]. Usually, the estimated task
execution time is provided to the scheduler along with other
task parameters. In most cases, this estimation is the worst-
case task execution time, which is obtained empirically or
based on expert knowledge of the task. Users who work
with clusters tend to overestimate this value “just in case”
their job runs longer.
We studied one year’s worth of logs for production jobs
submitted to the Red and PrairieFire clusters1 at the Univer-
sity of Nebraska-Lincoln (UNL). We found that among jobs
that finish successfully on both Red and Prairiefire clusters,
the average execution times are only 9% and 18% of the
estimates respectively. In Table 1, we show the number
of overestimated and underestimated jobs. According to
the current practice, most of the jobs exceeding their es-
timated execution times are killed. Log information shows
that about 91% of such jobs on PrairieFire and 98% on Red,
are killed, though these jobs consist of only 3% to 5% of the
total number of jobs in a cluster.
Number of jobs Red PrairieFire
Jobs run longer than estimated 6103 1370
Jobs run less than estimated 188545 26193
Jobs that finish on time 0 0
Jobs that are killed 5963 1240
Total 194648 27563
Table 1. Job statistics from two real clusters
QoS provisioning for divisible loads involves three com-
ponents: an admission controller that decides to accept or
reject an incoming task, a scheduler that schedules and par-
titions admitted tasks into subtasks, a dispatcher that sends
the partitioned subtasks to the processors at their scheduled
1Red is a 111 node production-mode LINUX cluster, with each node
containing two dual core Opteron 275 processors. PrairieFire is a 128 node
production-mode LINUX cluster, with each node containing two (single
core) Opteron 248 processors.
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times. The scheduler makes decisions based on task pa-
rameters, such as execution time and deadline. If a task is
admitted, it will be placed into the pending queue as a col-
lection of subtasks and later dispatched by the dispatcher.
One problem with this model is that once the schedule for
a task (and its subtasks) is set, it is not changed. If nodes
become available before the scheduled task start time, they
are not used. The cluster processing capability is, there-
fore, wasted. Another problem is that the scheduler does
not know how long a task will run after it runs past its allo-
cated time. So, such tasks are generally killed to enforce the
schedule. Task killing is, however, undesirable because the
time the cluster spends on killed tasks is completely wasted.
We want to achieve the following goals when designing
a real-time divisible load scheduling algorithm when execu-
tion times of tasks are different from their estimate. First,
unused idle time when task finishes earlier than expected
must be utilized, so that the system utilization is increased,
and we can accept more tasks. Second, overrun tasks are
killed only if necessary, i.e., when they cause other tasks
to miss their deadline. Task real-time constraints should be
guaranteed as long as their execution times are not under-
estimated. The new scheduling algorithm will be compared
with the previous approaches by using simulations as well
as experiments on a real cluster.
2 Task and System Models
To develop our scheduling algorithm, we use the same task
and system models adopted in [2, 3, 4].
Task Model. A divisible task Ti is denoted by the tuple
Ti = (Ai, σi, Di) where Ai is arrival time, σi is data size
and Di is relative deadline of the task. A workload consists
of a set of independent tasks. A task is arbitrarily divisi-
ble, which means it can be partitioned into a set of subtasks,
each of which processes a portion of the data. We use the
vector α = (α1, α2, . . . , αn) to denote the data distribu-
tion of a task where n is the number of processing nodes
assigned to such a task, and αi is the data fraction allocated
to the ith subtask, which means αiσ unit of data is assigned
to subtask i. We have 0 < αi ≤ 1 and
∑n
i=1(αi) = 1.
System Model. The system consists of a cluster with a
head node, denoted P0, connected to N processing nodes,
denoted P1, P2, ..., PN , via a switch. Every processing
node in the cluster has the same computational capability
and the same bandwidth on its link to the head node. We
call such a cluster homogenous, as apposed to a heteroge-
nous one where computation and transmission capabilities
of processing nodes are different from each other. The head
node does not participate into the computation but takes the
role of the admission controller, the scheduler and the dis-
patcher. By assumption, data transmission from the head
node cannot be done in parallel. Only one processing node
can receive data from the head node at a time.
Applying divisible load theory, transmission and compu-
tation time of a task is represented by a linear model. The
transmission and computation time of σ data units is given
by σCms and σCps. Cms represents the time to transmit
a unit of workload from the head node to a processing node.
Cps represents the time to compute a unit of workload on a
single processing node.
3 Algorithms
3.1 Divisible Load Scheduling with Feed-
back
To develop our algorithm, we adapt the EDF-DLT algorithm
[2]. The primary idea of EDF-DLT is to model a homoge-
neous cluster as heterogeneous and dispatch subtasks at the
estimated available time of a processing node, so that the
idle time in a cluster node can be better utilized. Recall
that P1, P2, . . . , Pn denote n homogenous processors. As-
sume node Pi could start processing task T at time ri, for
i = 1, 2, . . . n. We call ri the available time of Pi. It is
either the time Pi is released by a previous task or the time
task T arrives, whichever is latest. The n nodes are ordered
by their available times: P1 is the earliest at time r1 and Pn
the latest at time rn
Let E denote the task execution time when DLT is ap-
plied. Cpsi represents the unit processing cost on node
Pi and Cmsi denotes the unit transmission cost. Then, as
shown in [2], for the heterogeneous model, we have the fol-
lowing,
Cpsi =
E
E + rn − riCps (1)
Cmsi = Cms. (2)
Tasks in a workload have the same Cms and Cps val-
ues, which are the estimated time to transmit and compute a
single data unit of a task. The actual values, however, may
differ from the estimated values.
When a task Ti arrives, the scheduler calculates the min-
imum number of nodes to be assigned to Ti so that it does
not miss its deadline. As shown in [2], the execution time
of a task, denoted by Eˆ , is given by Equation (3),
Eˆ(σ, n) = σCms+
∏n
j=2Xj
1 +
∑n
i=2
∏i
j=2Xj
σCps (3)
where
Xi =
Cpsi−1
Cms+ Cpsi
, for i = 2, 3 . . . , n (4)
and the minimum number of nodes assigned to a task is
given by:
n˜min = d ln γ
lnβ
e (5)
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where
γ = 1− σCms
A+D − rn (6)
and
β =
Cps
Cms+ Cps
. (7)
The data distribution vector is given as
σ1 =
σ
1 +
∑n
i=2
∏i
j=2Xj
(8)
and,
σi =
∏i
j=2Xjσ
1 +
∑n
i=2
∏i
j=2Xj
, for i = 2, 3 . . . , n (9)
The results from [2] show that EDF-DLT is one of the
best known scheduling algorithms for real-time divisible
loads in clusters. This algorithm assumes that the estimate
of task execution time is correct. However, if the actual
values of Cms and Cps do not match the user’s estimate,
tasks would either finish earlier or run past their estimated
execution time. Since there is no feedback mechanism in-
corporated in the above algorithms, the scheduler has no
means of knowing about these situations. This leads to idle
time that is not utilized or tasks being killed because their
allocated time expires.
We propose DLSwF, a DLT-based scheduling algorithm
with a feedback mechanism, to handle these cases. Its goal
is to better utilize the processing nodes and minimize the
number of tasks that are killed. We use the following defi-
nitions to describe how DLSwF works:
• A task is said to “underrun” if its execution time is
smaller than the estimated value. Most of the tasks on
real clusters fall into this category. A task that under-
runs is called an underrun task.
• A task is said to “overrun” if its execution time is
larger than the estimated value. A task that overruns
is called an overrun task.
The general process of the DLSwF algorithm is shown
in Pseudocode 1. It is based on four events in the system.
The NewTaskEvent is invoked when a task arrives. We use
the function Admission Control to check if we can accept
the task or not. If it is accepted, this function generates the
data distribution and the schedule for the task.
Due to the feedback module, the system is able to detect
and handle the two events: OverrunTimerEvent and Termi-
nationEvent. The first event is invoked when a subtask does
not finish at its expected completion time. The second event
is invoked when a subtask finishes its execution. The mech-
anism to handle these two events are described in Section
3.2.
Pseudocode 1 DLSwF(Event)
1: if Event is NewTaskEvent then
2: call AdmissionControl to decide whether the task can be
admitted or not
3: call GenerateSchedule to partition the task if it is admitted
4: else if Event is OverrunTimerEvent then
5: handle overrun and update nodes status
6: else if Event is TerminationEvent then
7: update nodes status
8: else if Event is DispatchTimerEvent then
9: //this event is handled by DispatchTask()
10: end if
11: call DispatchTask()
12: return
The DispatchTimerEvent is invoked when a subtask in
the dispatching queue to be submitted.
After processing any of these events, the system invokes
the DispatchTask function. This function is to dispatch a
subtask in the dispatching queue, if any, to a processing
node in the cluster. After dispatching a subtask, it will reset
the DispatchTimer to the time when the next subtask should
be submitted.
3.2 Handling Overrun and Underrun
Tasks
Since the scheduler is not clairvoyant, it cannot know if
a task underruns/overruns until its subtasks finish. There-
fore, if a task overruns, it will be difficult for the scheduler
to estimate the termination time of such a task in order to
schedule the next tasks correctly. The nodes occupied by
overrun tasks are considered to be blocked, or to have es-
timated finish times at ∞. An overrun task can therefore
severely affect the acceptance of new tasks and result in ac-
cepted tasks missing their deadlines.
Common practice on real clusters is to kill overrun tasks,
the EDF-DLT algorithm also uses such an approach to en-
sure overrun tasks do not cause other tasks to miss deadlines
or new tasks to be rejected. However, killing an overrun
task is costly because the time the system has spent on that
task is wasted and the task would have to be resubmitted
later. Thus, our algorithm tries not to kill overrun tasks if
it is avoidable. Still, deadlines of tasks that do not overrun
should not be missed.
In the DLSwF algorithm, an overrun task is allowed to
continue to run as long as it does not: (i) cause any already
accepted task to miss its deadline or (ii) prevent a new task
from being accepted.
Condition (i) says that when a task overruns, it should
not cause any other tasks to miss their deadline, otherwise,
the overrun tasks will be killed. Condition (ii) says that if
a new task can only be accepted with the nodes occupied
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by the overrun tasks then overrun tasks will be killed. Intu-
itively, this method works well in the case where the system
is not heavily loaded. But when the system is very busy, the
algorithm cannot prevent overrun tasks from being killed.
If the two conditions are enforced, an admitted task will not
miss its deadline unless it overruns.
The HandleOverrun function is described as follows.
Assume that an overrun task occurs at time t, we need to
gather the following information in order to handle the sit-
uation:
NOR: Number of nodes that have an overrun subtask.
DT : Number of subtasks waiting to be dispatched at
time t.
NAV : Number of available nodes at time t.
It may be noted that NOR > 0, DT ≥ 0 and NAV ≥ 0,
since it is assumed that at least one overrun task exists.
Based on DT and NAV , we evaluate the available time
t′ of blocked nodes to ensure that the schedule is being en-
forced. In other words, we need to determine when these
nodes must finish their jobs. There are two cases:
- Case 1: 0 ≤ DT ≤ NAV .
In this case, there are subtasks that must be dispatched
at time t, and sufficient nodes are available. Therefore
overrun tasks can continue to execute.
- Case 2: DT > NAV .
In this case, a sufficient number of nodes are not avail-
able. However, we see that all subtasks do not start at
the same time and thus some have to wait until others
finish their data transmission. Therefore, if we order
the subtasks in increasing order of their start time, we
can let the overrun jobs continue to run until the kth
subtask starts, with k = DT −NAV .
As opposed to the overrun case, the solution for under-
run tasks is relatively straightforward. The system knows
immediately when a task underruns because of the feed-
back mechanism, i.e., TerminationEvent is detected before
the expected completion time of a task. Therefore, it is able
to update nodes status and if there is a pending task in the
dispatching queue, this task will be dispatched immediately.
4 Conclusions and Future Work
In this paper, we address the problem of inaccuracy in the
estimated execution times in the context of real-time divisi-
ble load scheduling. We present an approach to identify and
handle overrun and underrun tasks. QoS and real-time con-
straints of the system are enforced by integrating the feed-
back mechanism into the scheduling algorithm. Our algo-
rithm is expected to significantly improve the system perfor-
mance with different levels of uncertainty in tasks execution
time. We plan to consider the following issues when devel-
oping the algorithm: (i) applying historical knowledge of
the workload to improve the admission control of the sched-
uler and (ii) detecting failure nodes in the cluster and recon-
figuring the scheduler when nodes are added/removed from
the cluster.
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Abstract
Cyber-physical systems (CPS) tightly integrate physical
processes with cyber-control and monitoring. The differ-
ence between CPS and traditional embedded systems lies in
the degree of integration of software systems with physical
systems, the scale and complexity of the integrated systems,
and the reliance on sensing, computation, and actuation via
networks.
New scientific foundations for specifying, designing, and
implementing CPS will be needed before such systems will
be true integrations of software and physical systems. As a
first step in that direction, we extend and augment the no-
tion of time bands, introduced by Burns et al., with space
bands. We then briefly introduce the concept of Sigma
bands, which are defined by the product of time and space
bands. This proposed framework enables the formal spec-
ification of temporal and spatial properties and introduces
tools for reasoning about activities that span multiple reso-
lutions of time and space.
1 Introduction
A cyber-physical system (CPS) is a collaborative system
of computing, sensing and actuating devices integrated with
physical systems. In many such systems, correctness will
be defined in terms of temporal and spatial properties. A
primary problem experienced in building today’s embedded
systems is that different portions of the system reason about
time and/or space in different scales. A simple example in
the temporal domain is the system clock. The hardware is
capable of providing sub-nanosecond resolution. However,
system time is generally kept at a 10 millisecond resolu-
tion. The resolution available to the application may be even
more coarse-grained. A problem arises when different soft-
ware modules interact, while operating at different temporal
resolutions. This problem will become significantly worse
in a CPS.
Burns et al. have identified this problem and defined the
notion of time bands [1, 2]. Time bands provide a frame-
work for reasoning about observable activities and events
within a time granularity that is consistent with the activity
of interest. They argue that time should be a central tenet of
complex systems that model or reason about dynamic be-
havior, and provide a formalization of time bands and case
studies that demonstrate the use of their time band frame-
work.
We observe that similar problems arise when software
and physical subsystems interact in the spatial domain, and
with applications whose processing or correctness is depen-
dent on both temporal and spatial conditions at the same
time. The problem is not a trivial task of scaling tempo-
ral or spatial units at software interfaces. The challenge is
in identifying and enumerating the bands required and then
formalizing the abstractions needed to map activities from
one band to another, while retaining the appropriate level of
detail. Intuitively, this is similar to the scaling concept used
in geographic information systems (GIS): as we zoom in on
an area, more detail is revealed; and as we zoom out, less
detail is presented.
As a first step in establishing scientific foundations for
specifying, designing, and implementing CPS with tempo-
ral and spatial requirements, we extend and augment the
notion of time bands, introduced by Burns et al. [1, 2],
with space bands. We then briefly introduce the concept of
Sigma bands, which are defined by the product of time and
space bands. This proposed framework enables the formal
specification of temporal and spatial properties and intro-
duces tools for reasoning about activities that span multiple
resolutions of time and space.
2 Model Framework and Formalization
A particular CPS, such as a smart environment for a hos-
pital, could be specified and designed using the time band
model described in [1, 2]. This method, however, will not
be able to capture the dynamic spatial aspects of the envi-
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ronment, or the degree to which spatial constraints affect
temporal aspects of the system. In such an environment, the
systemmay be required to track and localize (i.e., in the spa-
tial dimension) mobile assets, such as blood bags or wheel
chairs, as well as personnel with varying degrees of accu-
racy and criticality. Moreover, localization in the spatial
dimension may help the system adapt to the dynamic envi-
ronment in the temporal dimension. Consider, for example,
a scenario in which a hospital patient needs emergency at-
tention. It will take less time for a secondary physician that
is making rounds on the same floor to reach the patient than
the primary physician who went to the cafeteria to get a cup
of coffee.
A framework for specifying, designing, and implement-
ing such a CPS must support both spatial and temporal
properties. In addition, these scenarios indicate that the
area of interest where the system must respond in a time
critical fashion lies at the intersections of different, possibly
independent, dimensions. The proposed concept of Sigma
bands is developed to capture such design complexities.
In the remainder of this section, provide a brief overview
of the time band model, as defined by Burns and Baxter in
[2], but with two proposed modifications. Next, we intro-
duce our concept of a space band model, which is inspired
by the time band model. Finally, we propose the concept of
our two-dimensional Sigma band model.
2.1 Time Band Model
The notion of a band is used in [2] to “define a strict tem-
poral level in any system description.” This notion leads
to time band specifications of a system that highlight the
temporal structure of the system. That is, the time bands
force a vertical temporal axis of system design onto a flat
description. The functional properties of the system can
be modeled at different levels of time band abstractions.
The time band model is based on the following central con-
cepts: Time-Band (t), Activities, Events, Precedence Rela-
tions, Clocks, Mappings, Granularity, and Behaviors. Each
of these notions has associated algebraic properties that are
used to formalize the model. Burns and Baxter provide a
complete and formal specification of their model in [2] us-
ing Z notation. Due to space limitations, we refer the reader
to [2] for more background on their time band model.
In this paper, we propose a generalization of the time
band model by making two fundamental sets of changes in
the model. The first is related to time bands and activities.
The second change is related to durations and events. We
briefly describe these changes next. Please note, however,
that we present these extensions and the formalization of
the space band model using set theory notation rather than
Z notation in an effort to make the material more accessible
to a wider audience. We do so, we believe, without losing
1 2
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years and months
months and weeks
Weeks and days
2
1 3
4
Figure 1. Three different time bands.
expressibility or introducing ambiguity.
Following the notation of [2]: let T denote a time band
model; B denote the set of time band identifiers; and A de-
note the set of all instances of activities.
Time bands and Activities: A time band has a unique unit
of time that is determined by its granularity. Figure 1
shows three different time bands with different granu-
larities. An activity is a process or task that consumes
time. Following [2] it may be noted that all changes in
states of a system occur within activities. Unlike [2],
however, we assert that any activity can be associated
with one or more bands and can dynamically change
its band. We propose this change because we believe
the restriction of an activity to a single band artificially
restricts the time bands that can be defined for a sys-
tem.
Allowing an activity to be associated with more than
one band, may result in the duration of an activity
spanning more than one bands. The primary reason
for this change is that we allow an activity to consist
of a number of sub-activities where each sub-activity
is associated with a unique band. Thus, under our pro-
posed change, an activity a is considered to be an or-
dered composition of one or more sub-activities ai. An
activity is said to be active in a band if one or more of
its sub-activities are associated with the band.
Unlike [2], we assume that a band is associated with a
possibly empty set of activities. This change is made
to afford the dynamic nature of a CPS in which not all
specific activities are known in advance, but the gen-
eral notion of the activity is known. An example might
be the tracking of objects in the environment, with the
tracking rate being defined by the rate at which the ob-
ject moves and the path the object takes.
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Formally, let A be a set of activities. Following our
definition of an activity, a ∈ A, being an ordered com-
position of one or more sub-activities, ai, we have a
= a1, a2, a3, . . . ak. Letting B be the set of time band
identifiers, as defined above, there exists some func-
tion tband such that an activity maps to a nonempty
set of bands.
tband : A → B
Thus, ∀a ∈ A, tband(a) = {b ∈ B : tband(ai) = b,
for some subactivity, ai, of a}.
An activity is said to be associated with a timeband if
one or more of its subactivities are associated with this
timeband. It follows that there exists some function
activity such that each time band is associated with
some, possibly empty, set of activities that have one or
more subactivities associated with this band.
activity : B → A
Thus, ∀b ∈ B, activity(b) = {a ∈ A : tband(ai) = b,
for some sub-activity, ai, of a}.
Durations and events: An activity, a, has a length or du-
ration, δ(a), associated with it. In this paper we use
length and duration interchangeably for the time bands
domain. The length of an activity can be expressed in
terms of the smallest granuality band to which it is as-
sociated or a combination of two or more consecutive
band granualities. To simplify the presentation, let us
assume that three granualities will suffice. An activity
of zero length is called an event. Let E denote the set
of all events in an application domain. More formally,
we have
δ : A → N, N× N, N× N× N, where N is set of
natural numbers including zero.
E = {E ∈ A : δ(E) = 0}
It may be noted that an event is an atomic activity
and cannot be divided into sub-activities within a given
band, though an event may map to an activity in a band
with finer temporal granularity. Thus, an event corre-
sponds to a unique band and events(b) = {E ∈ E :
tband(E) = b defines the set of events associated with
the time band b.
2.2 The Space Band Model
Let S denote a space band model. The formalization of
the space band model is based on six basic notions: Space-
Band (s), Feasible Path, Occurrence, Ruler, Granularity,
Mappings and Behavior. These notions are somewhat akin
to the time band notions.
1
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Figure 2. Three different space bands.
1. Space-Band (s): A space-band (s) is defined by its
granularity and determines the units of space for S.
In Figure 2, we show three different space bands, first
with granularity of a yard, second that of a foot, and
third that of an inch. In a domain where space is the
only parameter under consideration, a system is com-
posed of a partially ordered finite set of space-bands.
2. Feasible Path: A feasible path is a virtual line, con-
necting two objects, that does not cross any obstruc-
tions in the domain of the application. A feasible path
is an ordered composition of feasible sub-paths where
each sub-path is defined with respect to a specific space
band, s, and has a length (or distance) measured in
terms of that space band. A feasible path is said to
be associated with a space band s if one or more of its
sub-paths are defined with respect to s.
3. Ruler: Rulers are abstractions of measurement that de-
fine spatial frames of reference within a band. The
units of the ruler are bounded below by the granularity
of the band. Thus, measurements in a band are given
in the units of length (or distance) of the band. The
ruler of a band determines how precisely distance can
be measured in the band.
4. Position: A position is a feasible path of zero length
(or distance) in the ruler of the band.
5. Mappings: A mapping maps the positions (feasible
paths of zero length) in a space band to feasible paths
of possibly of zero length, in other space bands.
6. Behaviors: A behavior is a set of feasible sub-paths
within a space band. The behavior in a space band
give a partial specification of the system with respect
to that band.
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In this model, precision is defined as the minimum spatial
distance between adjacent positions that can be recorded
and stored. A unit of a feasible path is the shortest distance
measurable in the units of space by the ruler for that band,
which might be greater than the system precision.
For lack of space, we only give a sample of the formal-
ism for the space band model.
Space bands and Feasible Paths: We let P denote the set
of all feasible paths and B denote the set of space band
identifiers. Following our definition of a feasible path,
p ∈ P , being an an ordered composition of feasible
sub-paths, pi, we have p = p1, p2, p3, . . . pk.
There exists some function sband such that each fea-
sible path maps to a nonempty set of space bands.
sband : P → B
Thus, ∀p ∈ P , sband(p) = {b ∈ B : sband(pi) = b,
for some subpath, pi, of p}.
Similarly, there exists some function feaspath such
that each space band is associated with a possibly
empty set of feasible paths.
feaspath : B → P
Thus, ∀b ∈ B ∃ feaspath(b) = {p ∈ P : sband(pi) =
b, for some sub-path, pi, of p}.
Lengths and Positions: A path, p ∈ P , has a length,
length(p), associated with it. The length of a path can
be expressed in terms of the smallest granuality band
to which it is associated or a combination of two or
more consecutive band granualities. To simplify the
presentation, let us assume that three granualities will
suffice. A path of zero length is called a position. More
formally, we have
length : P → N, N× N, N× N× N, where N is set
of natural numbers including zero.
Let pi be the set of all positions in the system. Then,
pi = {p ∈ P : length(p) = 0}
Similarly, there exists some function position such that
each space band is associated with a possibly empty set
of positions.
position : B → pi
Thus, ∀b ∈ B position(b) = {p ∈ pi : sband(p) = b}
2.3 Sigma Band Model
We now introduce the concept of our two-dimensional
Sigma band model as a product of time and space bands.
The Cartesian product of a time band model T and a space
band model S generates a two dimensional Sigma band
model
∑
, defined as
∑
= T × S. The degrees of de-
pendence in the
∑
band model is two. The sigma band
model is based on five basic notions: Sigma-Band (σ),
Area of interest, Impulse, Region, and Granularity. These
notions carry the somewhat different meanings as compared
to the notions of time and space bands.
1. Sigma-Band (σ): A sigma-band is represented by its
granularity and describes its units as an area defined as
t × s. The finite set of σ bands constructs a system
using partially order relations.
2. Area of interest: An area of interest is set of ac-
tivities on feasible paths within the σ band. The
area of interest may reflect the state changes and ef-
fects on a system environment, depending upon its se-
lection. A movement £M is an area covered by set of
activities on feasible paths, A × P .
3. Impulse: An impulse is an area of interest of zero du-
ration and zero distance in a specific sigma band.
4. Region: Regions are abstractions of an area of interest
within a specified band σ. A region is an abstraction of
nonempty and countable infinite sequence of impulses.
The formalization of Sigma band model is omitted for
lack of space and will be presented later in a complete paper.
3 Conclusions and future work
In this working paper, we describe on going research in
developing new models for reasoning about space and time.
We present a generalized concept of time bands and propose
a new concept of space bands. We also introduce a new con-
cept of two dimensional Sigma bands that integrate time and
space bands. The formalism of the framework presented
may be used to capture complex interactions between the
time and space dimensions. We are currently working on
developing complete formalisms and properties of Sigma
and space band models.
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Abstract
The majority of embedded applications with real-time con-
straints monitor and control a technical systems. The correct
behavior of such a system typically is described in terms of the
technical system. In contrast the embedded hard- and software
operates on an image of the technical system which is prone to
deviations and delays. Therefore a compositional transformation
is proposed which maps assertions specifying the behavior of the
technical system to the program level conditions which guarantee
for those assertions.
1 Introduction
Like any other human being a scientist is shaped by the
community which he or she belongs to. The view on a prob-
lem scope and the way to find a solution is deeply inspired
by the paradigms which are the common tenet to the respec-
tive communities. This phenomenon can be observed when
scientists cooperate on a common subject area, e.g. elec-
trical engineers and computer scientists. But even within
scientific communities there are disparities of views, e.g.
the time-triggered community and the event-triggered com-
munity inside the real-time community.
The subject area of embedded applications with real-
time constraints is prone to this phenomenon. On one hand
there is the hard- and software which builds up the compu-
tational system. On the other hand there is the physicality
of the technical system which has to be monitored or con-
trolled. The former is more in the focus of computer sci-
entists, the latter more in the focus of engineers. They all
have the common motivation to design and implement safe
embedded applications by using mature engineering tech-
niques.
Reflecting the state of the art in developing time-critical
embedded applications there exists a myriad of mature but
isolated techniques for certain questions which are relevant
in the design process. One technique to be cited in this
context is the worst case execution time analysis (WCET)
which supplies indispensable parameters to enforce real-
time properties. The execution times of processes are input
to any real-time scheduling algorithm which itself builds
upon a process oriented paradigm of programming. As
a consequence of the variety of isolated techniques, vari-
ous authors state that there is a strong need for holistic ap-
proaches, integrating the diversity by the establishment of a
few essential paradigms. Such an approach cannot be a new
level of abstraction on top of the existing techniques [3].
Instead it requires more or less a start from scratch.
As desirable as such a holistic approach may be, it is a
long term option at the moment. In contrast, short term op-
tions have to be far more modest in that they should bridge
the gaps which still exist between mature but isolated tech-
niques. Furthermore, they should identify chains of tech-
niques and tools which are able to support certain devel-
opment processes for embedded applications. The struc-
turing elements of this approach are the interface defini-
tions between the joints of the chain. In its modesty this
approach reveals where there are versatile techniques and
tools, where they are weak, or where they are missing at all.
Additionally it has to be noticed that high level techniques
and tools which use certain assertions pretend that in turn
these assertions can be easily propagated to lower levels of
abstraction. Shortcomings of this kind can be observed for
modelling languages and adjacent verification tools which
apply to the technical system. So, it may be that the cor-
rectness of a system is proved using basic assertions about
the technical system. However, the common verification
techniques neglect that for completeness a profound sub-
chain of techniques and tools which are needed to derive
these basic assertions from lower level abstractions. Often
those assertions have to be derived arduously from the level
program code [7].
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The following two sections show the basic ideas of a
transformation technique which is able to bridge the gap
between verification techniques applied to the technical sys-
tem and the techniques of real-time programming applied to
the computational system. The next sections presents a case
study applying this bridging technique to a standard real-
time application. Finally, there is a conclusion assessing
the technique introduced and an outlook to further research
efforts on this topic.
2 Bridging the gap
In the scope of real-time scheduling basic techniques to-
wards the formulation of real-time conditions have been
adopted from modelling techniques originally applied to
database systems. This centers around the term consistency
which in addition to a value based definition in the scope of
database systems requires certain extensions referring to the
time this data was created and the aging of this data when
being used by real-time processes (see [1] and [5]). The two
decisive definitions – absolute and relative temporal consis-
tency – bound the absolute and relative time since the data
has been taken from the technical system
A generalization of this approach to determine real-time
conditions distinguishes between the technical system, rep-
resented in terms of real-time entities, and its observation,
namely real-time images [4]. A relation, called temporal
accuracy, is defined for assigning the real-time image to
some real-time entity within a bound history. Based on this
knowledge the worst case error when utilizing this real-time
image is estimated and can be taken into account for deci-
sions which have to be made by the real-time process.
This paper wants to give a brief sketch, how the conse-
quent extension of these approaches cited above results in
a surplus value which consists in bridging the gap between
a certain assertion I necessary for the correct operation of
the technical system and the coded control action CA cor-
responding to the following program fragment:
if (Condition) Action;
To explain the approach in more detail the viewpoint of a
programmer developing a time-critical embedded applica-
tion is adopted here. This viewpoint is program-centric in
that the values of variables are processed and evaluated for
decision making. Particulary in the scope of embedded sys-
tems several questions emerge from this view and unsettle
the programmer:
• How precise is the value of a variable in correlation to
the technical system?
• From which instant of time with respect to the techni-
cal system does the value of a variable stem?
• At which instant of time a decision will be made by the
program in execution?
• At which instant of time will the decision made by the
program take effect in the technical system.
Program code written under these circumstances is aggre-
gated to processes which build up the computational part of
the embedded system. These processes are executed con-
currently following some real-time scheduling policy. Even
though there is a profound theory of scheduling behind, the
question remains what is the right control action CA to sat-
isfy property I in the technical system .
Figure 1. The reference architecture of an
embedded system consisting of computa-
tional system which monitors and controls
the technical system.
3 Transformation of value domains
The computational system monitors and controls the
technical system. Let x and y be physical entities of the
technical system. Later in the case study x will be the
fuel level of a tank and y a pump which can be switched
to refuel the tank. The entities x and y have correspond-
ing value domains Vx and Vy . Typically sensors and actu-
ators as in figure 1 introduce deviations in value and cause
time delays. Additionally the infrastructure and the applica-
tion processes of the computational system are responsible
for further delays. Therefore an invariant property I cannot
be directly used as Condition in the respective program
fragment. Instead a transformation has to be applied which
takes into account all deviations and delays:
I ⊲⊳
V
C
The operator ⊲⊳
V
correlates value domains on one hand
belonging to the technical system on the other hand to the
computational system. E.g. in the following case study the
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values V ′x satisfying invariant I are correlated to these ob-
served valuesOV ′x of the computational system which guar-
antee for the validity of the invariant.
This correlation can be computed in a compositional
way, which step by step takes into account all deviations
and delays. E.g. the first step is build up by the sensor rela-
tion which models the falsifying behavior of the sensor:
SRx ⊆ Vx ×OVx
For some set of observed values OV ′x ⊂ OVx it should be
known which physical values may have caused them via the
sensor:
DOM(SRx, OV
′
x) = {vx|(vx, ovx) ∈ SRx∧ovx ∈ OV
′
x}
Analogously there is a respective relation ARy on the actu-
ator side.
A further operator, which is needed, has to predict what
may happen in the technical system. This is captured by
mapping TS:
TSx : 2
Vx ×∆T → 2Vx
Let ovx be some image value of the fuel level processed
in the computational system. Applying the following map-
ping it is possible to derive all values V ′x ⊂ Vx which may
have been read once before by the sensor system and after
some delay are processed by some process as image value
ovx. To compute what is put in the sentence above as after
some delay includes the possible time interval starting from
the earliest to the latest time this value may stem from. This
time interval [tearly, tlate] must include the processing time
and henceforth depends on the policy of real-time schedul-
ing.
⋃
∆τ∈[tearly,tlate]
TSx(DOM(SRx, {ovx}),∆τ)
Unfortunately this is not the operational structure which
is needed from the viewpoint of program development. In
typical applications the requirements in terms of I are given
and the control action CA , particularly the Condition
has to be coded. So, the inversion of the formula above is
needed which is explained in detail in [7].
4 A case study:
Controlling the fill-level of a tank
To illustrate the transformation to find the correct
Condition we refer an example of the fuel tank mounted
near the jet engine in an airplane [2]. Let us assume that the
fill-level of this tank should by guarantee never be less than
some value:
I ≡ vx ≥ 50l
Because the fuel of this tank is steadily consumed by en-
gines there is a pump to refill this tank from other tanks.
The status of the pump is determined by:
pump on ≡ vy = 1
As any other technical system our fill-level control system
suffers from a lot of time- and value-dependant impreci-
sions. Control is possible only if some knowledge is avail-
able about the lower and upper bounds of these impreci-
sions. Let us assume to have the following knowledge:
• The vender of the fuel-level measurement system guar-
antees that the value ovx never deviates more than
±10% from the value vx.
• The fill-level sensor is an independent device. When
read by the process which executes CA the age of
the fill-level value is somewhere between 10ms and
50ms.
• Fuel is steadily consumed from the tank, with mini-
mum consumption of 0.1l/s and in peak situations up
to 20l/s. So vx is perishable between these largely
differing rates.
• Process i responsible for the fulfillment of I is preemp-
tive and periodic within the interval ∆pi = 150ms.
• Finally the reaction by the actuation system has to be
modelled. Here the assumption is that from setting
OVy until the instant of time that the pump is running
lasts up to 350ms. Conversely, there is no reaction at
all of the pump before 70ms.
This allows to calculate the lower and upper bounds for:
tearly = 10ms+ 70ms = 100ms
tlate = 50ms+ 2× 150ms+ 350ms = 700ms
Now we can derive Condition reversing the formula
mentioned in the end of the last section.
1. We determine the set V ′x ⊆ Vx for which I holds:
V ′x = {v
′
x ∈ Vx|v
′
x ≥ 50l}
2. Next we determine those values V ′′x which have been
sensed in some past t − τ , τ ∈ [tearly, tlate] and still
satisfy I at time t. From the deliberations above we
know that any decision effecting the pump is based on
sensed fill-levels vx in the interval:
100ms ≤ τ ≤ 700ms
So, the fill level minimally shrinks by
100ms× 0.1l/s = 0.01l
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and maximally increases by
700ms× 20l/s = 14l
Taking into account the highest decrease we find V ′′x =
{v′′x ∈ Vx|v
′′
x ≥ 64l}. This guarantees that after the
longest evolvement of the technical process without
control action the tank will still have vx ≥ 50l.
3. Calculating OV ′x those values have to be included
which by deviations of the sensor only can stem from
vx ∈ V
′′
x . Since Vx contains scalar values and the im-
precision is proportional to v′′x it suffices to concentrate
on border values. So, we look for the smallest ov′x such
that the corresponding values v′′x are in V ′′x and find
this border value by multiplying the border value from
above with the highest deviation:
64l × 1.1 = 70.4l
In terms of relation SRx we can assert that whenever
ov′x ≥ 70.4l then all v′′x for which (v′′x , ovx) ∈ SRx
are elements of V ′′x .
4. We code the condition (OVx >= 70.4) which fi-
nally guarantees that I holds under all value- and time-
dependent imprecisions. Hence, the resulting transfor-
mation reads:
(vx ≤ 50l) ⊲⊳
V
(OVx >= 70.4)
The control application presented in this case study, though
it is still rather simple, demonstrates the essential steps to
gain the right Condition to fulfill the specification I .
Different from our demonstration we have often the case
that the periods are not known. Instead, there we may be in-
terested in those functional dependencies which which de-
termine the period (which is also a deadline here). So it
may be that we code (OVx >= 80) and ask for the con-
sequences with respect to the periods. This situation can in
turn be solved by using the period as parameter in the equa-
tions above, e.g instead of 14l we compute the maximum
decrease as a function of ∆pi:
(400ms+ 2×∆pi)× 20l/s
Continuing this calculation we obtain that the period should
be less than 368ms. This demonstrates the degree of free-
dom available with this canonical approach.
5 Conclusion and outlook
First of all this approach wants to be understood as a
consequent and sophisticated enhancement of those papers
which already have modelled value- and time-dependent
imprecisions of real-time systems (e.g. [1], [4] or [6]). Even
at the lowest level of abstraction – the coding of statements
which interfere with the technical system to be controlled –
the topics of scheduling and verification can be combined.
So, on one hand there is the verification at the level of
programs. Here a property e.g. that Condition is evalu-
ated in any period can be proved. This asserts that the cor-
rect Action is executed if necessary. On the other hand
there is the verification at the level of the technical system.
Here the basic assertion I regarding the fuel level is input
for the deduction of higher level properties like the aeronau-
tical stability of the plane. In this context the transformation
I ⊲⊳
V
C bridges a gap between two important sub-chains of
techniques and tools. At the same time the transformation
has a upper interface in a value domain V and a lower level
interface in the value domain OV which makes it indepen-
dent of the lower and higher level verification tools.
The essential disadvantage so far is that the transforma-
tion has to be performed manually. Consequently, those re-
lations and mapping that compose the transformation have
to be identified and elaborated to generic building blocks
which permit the automated derivation of correlations of the
value domains. This would enhance both the top down de-
sign of embedded applications and the bottom up adaption
and tuning of system parameters as it is needed in the scope
of sensitivity analysis.
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Abstract— Real-time systems are characterized by several non-
functional properties which are used to describe the temporal
behaviour. Traditional schedulability analysis allows to determine
whether the timing requirements are going to be met or not. On
the other hand sensitivity analysis is also capable to measure
the admissible variation to the non-functional properties. This is
extremely important in practice since the non-functional param-
eters are often determined with a large margin of uncertainty.
The purpose of this paper is to lay a basis for the sensitivity
analysis for EDF which is comprehensive of the three basic
properties (computation times, deadlines and periods) using a
common methodology.
I. INTRODUCTION
Real-time systems are generally constrained by timing re-
quirements, and the key issue for designing such systems is
predictability. Real-time theory allows the designer to know in
advance whether a system will be able to fulfill its constraints.
Clearly, this analysis requires a specific model for the system,
based on some non-functional properties. These properties are
the values which can be used to carry on a schedulability
analysis.
This analysis faces two main problems. The first one is
that computing these parameters can be difficult. Therefore,
the estimate might be too distant from the reality. Then, one
question is: What is the admissible range of variation?
Even if the parameter estimates are very accurate, there
may still be other similar problems during the lifetime of
the system. New releases, revisions, added features might all
introduce some extra load on the system. But adding extra load
might or might not exceed the system’s capacity. So the second
problem is: How much could the non-functional properties be
stretched before the system exceeds its feasibility limits?
The Sensitivity Analysis tries to address these questions.
It is a relatively recent branch of real-time research which
studies the amount by which task parameters can be modified
remaining within the boundaries of feasibility.
This research aims at fully developing a methodology for
EDF sensitivity analysis. However, the work is at its early
stages, because, while the analytical expressions have been
identified, there are still many issues to be addressed to reduce
the complexity of the algorithm.
A. Related work
In the last years, there has been a growing interest in Sen-
sitivity Analysis. The widespread usage of embedded systems
with real-time properties, and the contextual need to reduce
production costs, has created a new major branch in real-time
research, aimed at maximizing the utilization of the processor.
Initial researches focused on static priority algorithms [9], [6].
Some work has also been done on EDF schedulers, with
particular attention to deadlines. For example, Balbastre et
al. [2] and Hoang et al. [8] propose two solutions, based on
the Processor Demand Criterion [3], [4]. Both proposals aim
at finding the minimum deadline.
From the deadlines’ perspective, Bini and Buttazzo [5]
developed a work aimed at describing the region of feasible
deadlines. Although quite complex, it proposes a very elegant
theory.
Some work on computation times has been done by Balbas-
tre et al. in [1]. However, in that article the authors pose several
constraints on the structure of the tasks, and the resulting
expressions are quite complex. To the best of our knowledge,
no additional work on EDF WCET sensitivity has been done.
Some preliminary analysis on EDF periods was done by
Buttazzo et al. [7]. The problem of period sensitivity is that
the feasibility test for EDF schedulers [4] requires to check
a condition in a set of values which are dependent on the
periods, up to the order of magnitude of the hyperperiod (see
Section II). If the task periods change, both the set and the
limit vary in a way which is not easily predictable.
The proposal of this preliminary work is to lay the basis
for a sensitivity analysis which can be applied to all three
parameters of a task, using a methodology which is uniform
in the three cases. In particular, in this research we analyze
sensitivity on the computation times using a methodology
which is analogous to the one shown in [6] for fixed-priority
schedulers, then follow along the same line (inversion of the
feasibility condition) for the other two parameters.
II. EDF FEASIBILITY TEST
We assume that our system is running a set Π of N real-time
tasks scheduled by EDF. The tasks are denoted by τ1, . . . , τN .
Every task τi is characterized by a worst-case execution time
Ci, an activation period Ti, and a relative deadline Di.
Since our main purpose is to variate the task parameters,
while still allowing the task set to be scheduled, Our analysis
starts from a necessary and sufficient schedulability test [4].
Theorem 1 (from [4]): The task set Π is schedulable by
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EDF if and only if
N∑
k=1
Ck
Tk
≤ 1 (1)
∀L ∈ dlSet,
N∑
k=1
(⌊
L−Dk
Tk
⌋
+ 1
)
0
Ck ≤ L (2)
where (·)0 denotes max{·, 0}, dlSet denotes a proper set of
absolute deadlines defined as follows
dlSet = {Di + kTi|τi ∈ Π ∧Di + kTi ≤ H ∧ k ∈ N},
and H = GCD(T1, . . . , TN) (often called hyperperiod of the
task set in the literature).
By reversing this condition, we may stretch a feasible task
set to its limit while preserving schedulability, or, in the case of
a non-feasible task set, it is possible to discover the minimum
amounts by which it should be relaxed to attain feasibility.
III. SENSITIVITY ANALYSIS
We are interested in the study of the variations of the
following parameters for each task τi:
• the worst-case execution time (WCET) Ci
• the relative deadline Di
• the period Ti.
The purpose of sensitivity analysis is twofold: It can either
be used to increase the processor load of a system with low
CPU utilization up to the maximum affordable for the given
task set, or it can reduce it so that an overloaded system
becomes schedulable. We are currently focusing our research
on tweaking a single property at a time.
For practical reasons, it is useful to introduce an addition
expression, νi, which represents the number of instances of
task τi which can occur in the time window L
νk(L) =
(⌊
L−Dk
Tk
⌋
+ 1
)
0
.
Additionally, the classical expression for procesor utilization
will be used throughout the paper:
U =
N∑
k=1
Ck
Tk
.
A. Worst-case execution times
The objective is to have a schedulable task set when Ci is
substituted with Ci+∆Ci, so the maximum ∆Ci which allows
the task set to be scheduled is found. This analysis requires
both Equations (1) and (2) to be fulfilled. From Eq. (1) we
have:
Ci +∆Ci
Ti
+
∑
k 6=i
Ck
Tk
≤ 1 ⇒ ∆CmaxUi = (1 − U)Ti. (3)
The previous expression also shows that, if the task set
without task τi is already overloaded, then it is impossible to
find a feasible solution (in that case, Ci+∆Ci would become
less than zero).
The inversion of Equation (2) with respect to Ci is imme-
diate.
∀L ∈ dlSet, νi(L)(Ci +∆Ci) ≤ L−
∑
k 6=i
νk(L)Ck
In this expression, it is possible that νi = 0. This means that
τi will not be executed in the time window L, so this value of
L does not provide any useful information for sensitivity on
this task. Therefore, such a situation can be excluded, allowing
to remove the comparison with 0 in the following passage:
∀L ∈ dlSet, Ci +∆Ci ≤
L−
∑
k 6=i νk(L)Ck⌊
L−Di
Ti
⌋
+ 1
⇒
⇒ ∆CmaxLi = min
L∈dlSet
{
L−
∑N
k=1 νk(L)Ck⌊
L−Di
Ti
⌋
+ 1
}
(4)
Combining Equations (3) and (4), the maximum value for
∆Ci can be found as follows:
∆Cmaxi = min{∆C
maxL
i ,∆C
maxU
i } (5)
WCET modifications can also be computed for more than
one task at a time, by using an approach similar to the one
described in [6]. Let d = (d1, . . . , dN ) be the direction in
the C-space along which WCETs are to be modified. The
new vector of worst-case computation times becomes C+λd,
where λ is the value we are attempting to maximize.
Let b =
(
1
T1
, . . . , 1
TN
)
and C = (C1, . . . , CN ) be the
vectors of the task rates and the WCETs, respectively. The
condition of Eq. (1) can be expressed as follows:
b · (C+ λd) ≤ 1⇒ λmaxU =
1− b ·C
b · d
=
1− U
b · d
. (6)
In Equation (2), the only variables are the worst-case
execution times Ck. The condition becomes:
∀L ∈ dlSet, a(L) · (C+ λd) ≤ L,
where a(L) = (ν1(L), . . . , νN (L)) is a vector representing
the fixed parameters. From this follows:
λmaxL = min
L∈dlSet
{
L− a(L) ·C
a(L) · d
}
(7)
Combining the two,
λmax = min
{
1− U
b · d
, min
L∈dlSet
{
L− a(L) ·C
a(L) · d
}}
(8)
Clearly, if di = 1 and ∀k 6= i, dk = 0, only task τi will
be modified, and in this case Equation (8) becomes identical
to (5).
B. The S function
To perform the sensitivity analysis for periods and deadlines
it is convenient to introduce the following auxiliary function:
Si(L) =
L−
∑
k 6=i νk(L)Ck
Ci
. (9)
A few considerations over the S function are in order.
νk(L)Ck is an upper bound to the execution time of the task τk
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in the time frame. By summing all these contributions except
the one for task τi, which is the task on which the algorithm
is operating, the result is the total execution time of the task
set without τi. This sum is then subtracted from L, giving
the time up to L available for τi. By dividing this time by Ci
(which is now a constant), we obtain the maximum number of
instances of τi which may be run in time L without disturbing
the other N − 1 tasks.
Therefore, Si(L) is the maximum number of instances
available for task τi in the time window L. Note that this
is a fractional number, while a conservative integer will be
required.
To have a successful feasibility test, the condition in Equa-
tion (2) may now be rewritten as follows:
∀L ∈ dlSet, νi(L) ≤ Si(L) (10)
The 0 index in νi does not provide any useful information. If
the left member is 0 or less, then task τi will not be executed
in the L time frame, regardless of its parameters. Note that
this is not true for the other tasks (which figure in Si(L)).
By removing the floor function from the left member, the
condition may be rewritten as follows:
∀L ∈ dlSet,
⌊
L−Di
Ti
⌋
≤ Si(L)− 1⇒ (11)
⇒ ∀L ∈ dlSet,
L−Di
Ti
< ⌊Si(L)⌋ (12)
The passage from Equation (11) to (12) is the pivot of this
analysis. While variations of Ci do not introduce particular
problems, the fact that Di and Ti are contained within the
floor function requires special care. Particularly, the inversion
of the floor function (which in itself, from a mathematical
point of view, is not immediate) will change the “less than or
equal to” relationship to strictly less, with the consequence of
excluding the boundary values from the feasible solutions.
This condition can then be used to evaluate the sensitivity
of the parameters.
Equation (12) can be used as a starting point for computing
the sensitivity of the two remaining parameters. However,
they parameters have different behaviors with respect to this
equation. In particular, changing them affects not only the
dlSet, but in the case of the period even the hyperperiod H ,
requiring the analysis to be carried out for a much greater
number of values.
C. Deadlines
To stretch the task set to its feasibility limit, we will attempt
to reduce τi’s deadline by an amount ∆Di (so that it will
be positive in the case of a feasible task set). Deadlines are
subject to two separate and independent conditions: the one
in Equation (12) is one, while the other requires that each
deadline is greater than or equal to the WCET of its own task.
The latter condition is very easy to express:
∆DmaxCi = Di − Ci. (13)
Considering Equation 12, and modifying Di by a quantity
∆Di, we get the following:
∀L ∈ dlSet,
L− (Di −∆Di)
Ti
< ⌊Si(L)⌋ ⇒
⇒ ∆DsupLi = min
L
{⌊Si(L)⌋Ti − L}+Di (14)
It should be noted that, while in Equation 4 the maximum
value is included, and the computation time can be modified by
∆CmaxLi without comprimising the schedulability, the same is
not true for deadlines. Therefore, the deadline can be modified
by a value ∆Di < ∆DsupLi .
The problem with Equation (14) is that when deadlines
are changed the dlSet set changes, too. For this reason, the
most conservative solution is to generate the whole Si(L)
function up to the hyperperiod and find the minimum value.
This solution is not particularly taxing from a computational
point of view, and works correctly, at least with integer values
(fractional values introduce extra issues which will not be
covered due to space constraints).
Combining the two expressions, the final condition is
∆Di < ∆D
supL
i ∧ ∆Di ≤ ∆D
maxC
i . Note the difference
in the equal sign, which is included in the second condition
but not in the first.
A negative value for ∆DsupLi or ∆DmaxCi means that the
deadline must be increased by such a value to make the system
feasible.
D. Periods
In this last situation, the objective is to reduce the period of
task τi by an amount ∆Ti. Periods, like the other parameters,
are subject to two different conditions. One is the usual
condition in Equation (2), while the other one is related to
processor utilization. The latter one is the easiest to evaluate
(some passages will be skipped):
∆TmaxUi = Ti −
Ci
1−
∑
k 6=i
Ck
Tk
=
T 2i (1− U)
Ti(1 − U) + Ci
. (15)
This expression (it is especially clear in the intermediate
form) also shows that, if ∑k 6=i CkTk ≥ 1, then the task set
is already overloaded even without task τi, and changing its
period will not be sufficient to make the system schedulable.
The same methodology used for deadlines is valid for
reducing the period of task τi by a value ∆Ti.
∀L ∈ dlSet,
L−Di
Ti −∆Ti
< ⌊Si(L)⌋ ⇒
⇒ ∆T supLi = Ti −max
L
{
L−Di
⌊Si(L)⌋
}
. (16)
Periods introduce even more difficulties than deadlines.
If the period of task τi changes, then not only does the
dlSet change, but the hyperperiod as well. For this reason,
a conservative approach would require to test all values up to
H∗ = GCD(H,Ti −∆Ti), where H is the hyperperiod.
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TABLE I
PROPERTIES OF THE SAMPLE TASK SET
Task Ci Di Ti
τ1 10 16 32
τ2 2 3 7
τ3 2 100 6
Overall, the sensitivity expression for periods is the combi-
nation of the two previous expressions:
∆Ti < ∆T
supL
i ∧∆Ti ≤ ∆T
maxU
i . (17)
IV. EXAMPLE
In this section, a small example of application of the
proposed methodology will be shown. The sample system is
made up of three tasks, with properties shown in Table I.
This task set has a hyperperiod H = 672 and a utilization
U ≃ 0.93.
As can easily be verified using the test summarized in (1)
and (2), this task set is schedulable on an EDF scheduler.
However, it has some unused processor capacity which might
be exploited.
By applying sensitivity on worst-case execution times, the
results are shown in Table II, with values rounded to the lower
second decimal digit. The table eminently shows that neither of
the two tests is sufficient by itself, and both must be executed
to find the actual limit for ∆Ci. It can be immediately verified
that the ∆max computed by the algorithm are the actual
maximum values by which execution times can be increased
without compromising the system’s schedulability.
TABLE II
PARAMETER SENSITIVITY
τ1 τ2 τ3
∆CmaxU 2.19 0.47 0.41
∆CmaxL 1 0.33 0.76
∆Cmax 1 0.33 0.41
∆DmaxC 6 1 98
∆DsupL 3 2 83
∆TmaxU 5 1 1
∆T supL 9 2 2
Deadline and period sensitivity require computing the S
function as described in Section III-B. For extra information,
a graph displaying a close-up of the function is shown in
Figure 1.
Both deadline and period sensitivity are shown in Table II.
It is important to remember that, when the lower value is the
one tagged with max, it is included in the possible solutions,
while when it is the sup one, it is not, and the next lower
amount should be used.
V. CONCLUSIONS
In this short paper, an analytical methodology for sensitivity
analysis has been proposed. Although quite easy to implement
in an algorithm, the methodology suffers from some problems
which will be addressed in the future. In fact, while the
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Fig. 1. S function for the example.
WCET sensitivity is quite complete, the problem with the other
two parameters is that it is necessary to exhaustively test all
possible values for L (even moreso for periods) to find the
minimum possible value. The problem is even greater with
ractionary numbers, since in this case the results are affected
by the granularity of the increment used for L.
The first and main thing to address in this research, as a
consequence, is related to the structure of the S function. If a
pattern can be identified for it, it might be possible to restrain
the set of values which must be tested.
A second approach to reduce the complexity of the proposed
solution would be to understand how the dlSet changes with
respect to variations of the periods and the deadlines. This
would allow to know up front which will be the critical values
of the S function after the parameter change.
Another possible development of this work would be to
introduce release jitters in the analysis, and possibly find
expressions for maximizing jitter, too.
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Abstract
One of the most challenging problems in wireless sensor
networks (WSNs) research is energy management. We pro-
pose two concepts aiming at saving power in low duty cycle
applications. We first suggest a methodology for using hard-
ware timers effectively. Then, we provide a way to calcu-
late microcontroller (µC) configurations with various clock
frequency setpoints, while respecting several types of con-
straints imposed on these frequencies, e.g., by other compo-
nents of the µC, by protocol specifications, by external fac-
tors. Our evaluation shows that this approach can respect
constraints while saving as much as 11.12% of energy when
compared to a popular WSN operating system (OS).
1. Introduction
In recent years, embedded sensor networks have found
their way into a wide variety of applications and systems
with very diverse requirements and characteristics: dis-
aster relief, environment monitoring, emergency medical
response and home automation. However, in the collec-
tive conscience, the definition of sensor networks hardly
changed since the early days of their military applications.
This definition no longer holds for the civilian application
areas mentioned above. Given the general trend towards di-
versification, a design space, rather than a definition, is now
needed. Sensor networks should be conceived differently
for groups of similar applications based on their character-
istics and constraints with respect to the design space. Only
then will WSNs truly be application-oriented.
Many WSN projects are currently using generic mod-
els based on popular OSes like TinyOS [8] or Contiki [2].
However, few of them have discussed the importance of
specific models for sensor network programming and recon-
figuration until now. Although it has non-negligible bene-
fits, delegating this problem to generic frameworks often
∗This research was supported in part by the European Union under
the 6th Framework Programme, Information Society Technologies project
WASP (IST-034963) and Life Sciences, Genomics and Biotechnology for
Health project MOSAR (LSHP-CT-2007-037941).
suffers from several drawbacks: no support for application
professionals, failure to use and/or manage hardware effi-
ciently, reductive energy management etc. Our work ad-
dresses these last two related issues.
Energy is a vital resource for mobile computing and
there is unanimous consensus that advances in battery tech-
nology and low-power circuit design cannot, by themselves,
meet the energy needs of future mobile systems. This is
why energy management strategies must be developed for
all levels: component, system, network, application etc.
Schemes for power saving in WSNs often address commu-
nication protocols, but in order to account for the unique
needs of each application, a global approach to the opti-
mization of energy consumption is essential.
To provide a basis for application-specific energy admin-
istration, we discuss application-driven frequency scaling
and enhanced hardware timers utilization. We present a
software tool using a simple representation of the µC to
configure the platform such that user and/or application tim-
ing requirements are satisfied and that power drawn from
the battery is minimum.
2. Related Work and Motivation
Our work builds on the observation that generic WSN
OSes use one unnecessarily high and fixed frequency, while
the hardware supports several variable and much lower fre-
quencies. Reducing the operating frequency will reduce the
power dissipation linearly. However, in embedded systems,
such as sensor nodes, frequency scaling is a delicate oper-
ation. Numerous features depend on and constrain clock
frequency (e.g., components of the µC, protocols, applica-
tions), therefore reconfiguration will be needed if the fre-
quency is changed. Time management, in particular, will
be deeply affected by frequency scaling.
Current power saving mechanisms. There are gener-
ally multiple clocks in a µC and, except for the CPU, all
other elements must choose from a set of clocks. These
clocks themselves are the result of multiplexing several
clock generators. Reducing the power consumption by scal-
ing the frequency of the clocks will affect the entire plat-
form. Some peripherals, like timers, are not easy to manage
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Figure 1: Timer management in WSN OSes
even with constant clock frequency. This is why embed-
ded systems often use only one hardware timer to realize a
list of software timers, even though many hardware timers
are available. Scaling clock frequencies in a µC requires a
mechanism to control all parts affected by scaling.
The frequency scaling technique reduces the processor
clock frequency, allowing the processor to minimize the
energy dissipation linearly. This technique saves energy
even when it is not advantageous to go into Low Power
Mode (LPM) at the expense of reduced performance. Al-
though dynamic voltage scaling renders the lowest energy
dissipation for most µCs, it is not always dramatically bet-
ter than using a combination of dynamic frequency scaling
and LPMs, which is much less expensive to implement [3].
Moreover, reducing power dissipation will have a signifi-
cant positive impact on battery capacity, as shown in [9]
and [12]. Frequency scaling is also essential if we plan to
use voltage scaling in the future. Due to rapid advances in
µC technology, we expect voltage scaling to be available
for chips used in WSNs before long.
Many of today’s WSN OSes claim to be low power but
they only consider LPMs for instructions. Similarly, pre-
vious studies on frequency scaling are limited to the core
processor or µC and only at the circuit level or at most at
the OS level. In a typical embedded system, the processor is
attached to various peripherals, e.g., timers, serial ports etc.
Few efforts have been made around peripheral integration
for low power, even though a complete platform integration
is essential in embedded systems.
Time management in WSN OSes. A critical part of any
OS is a reliable and efficient timer service. In WSNs, ap-
plication timer rates vary from a few events per week to
sampling rates of 10 kHz or even higher. Ideally, hard-
ware timers would run at the same frequency as applica-
tion timers. However, WSN OSes only use one high fre-
quency hardware timer to generate all the required applica-
tion timers. Moreover, µCs provide two to four hardware
timers, only one of which is used by OSes (see Figure 1).
Recent developments, like the abolition of the timer tick,
largely improved time management in OSes in general. The
trend extended to embedded real-time OSes with the release
Figure 2: Detail of the hardware reconfiguration tool
of TiROS [11]. Although it solves the problem of the trade-
off between decent timer resolution (with increased tick fre-
quency) and low power consumption, it still fails to fully use
hardware capabilities. Full usage of hardware timers would
reduce processing due to time management to a minimum.
To conclude, past efforts concerning frequency scaling
and/or time management concentrate on hardware or OS.
However, hardware only takes into account the past of the
application and the OS handles the present. Only the appli-
cation itself can really improve power consumption, since it
has information about the future.
3. Frequency Optimization in WSNs
To optimize the interaction between hardware and soft-
ware, we worked through several steps, illustrated in Figure
2 (code generation has not been addressed yet). First, we
developed a novel timer allocation algorithm, since timers
are one of the key µC subsystems in reducing operating
frequency. We then used this algorithm to place constraints
on hardware timers. These initial constraints allow us to
obtain all valid hardware configurations, simply by walk-
ing the frequency optimization graph and applying the con-
straints associated with each vertex to the set of solutions.
Both schemes are described in the following sections.
3.1. Timer Management
The allocation of software timers to hardware timers is
an important factor in determining the minimum frequency
at which the µC can operate. As explained above, WSN
OSes assign all software timers to one clock or hardware
timer. The frequency is often very high (e.g., 2 MHz for
TinyOS 2.x’s timer) relative to its optimal value, in order to
accommodate a decent timer resolution. Our contribution is
an allocation scheme that will calculate the minimum fre-
quency required to provide all the timers for applications
and the OS, while spreading these logical timers through-
out the available hardware timers. In short, we switch from
the approach presented in Figure 1 to the one in Figure 3.
The aim of our algorithm is to partition the set of soft-
ware timers (fsx ) into as many subsets as hardware timers
(fhy ) available. It must do so in a way that minimizes
hardware timer frequencies. This is a set partitioning NP-
complete optimization problem, that we solved using an
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Figure 3: Our vision of software timer management
adaptation of Jensen’s algorithm [7]. Our evaluation shows
that this algorithm gives far better results than less sophis-
ticated heuristics, e.g. a greedy algorithm. We therefore
obtain constraints on the hardware registers of µC timers
from user and application constraints.
3.2. Frequency Optimal Configurations
Frequency scaling implies a lot of reconfiguration if we
want to continue satisfying user and application require-
ments. This is why a hardware reconfiguration tool is essen-
tial for our project. This tool needs two inputs: a detailed
description of relevant hardware and user and/or application
requirements translated into constraints on hardware regis-
ters. The latter is provided by our timer management algo-
rithm above. The former is presented in the following.
Hardware Description. Although we chose the TI
MSP430 for this study, we do not make any assumptions on
the µC or on the OS, hence generality is preserved. For the
purpose of our analysis, we split the µC into several blocks,
corresponding to subsystems sharing the same clock. Our
blocks are roughly the equivalents of the µC’s peripherals
as presented in [5]: Basic Clock Module, Timers A and B,
ADC’s 10 and 12, Flash Controller and USART.
Our description includes the part of the hardware that is
relevant to our study as a directed connected acyclic graph,
in which source vertices are clock sources and sink vertices
are usually frequency division registers. Since our reconfig-
uration tool only deals with clock frequencies, we represent
only those registers that have a direct impact on clocks or
timers. For now the TI MSP430 graph comprises the Ba-
sic Clock Module and Timers A and B [5]. Our plan is to
include all the blocks mentioned in the previous paragraph.
In this frequency optimization graph, hardware registers
are vertices and clocks are edges. Currently, we use two
types of nodes corresponding to register types: divider and
selector, and two other types needed for convenience: clock
source and repeater. Nodes and edges are annotated with
extra information. The repeater replicates the input edge
into as many output edges as necessary, to avoid our struc-
ture being a hypergraph. Each type of node has specific
information, e.g., possible frequencies for clock sources, di-
vision range or set for dividers, association between value
Figure 4: TI MSP430’s Timer A graph
of the selector and the selected clock for selectors, etc. The
graph for TI MSP430’s Timer A is shown in Figure 4.
Computing Optimal Configurations. Hardware con-
figurations consist of register values: one unique value for
each register per configuration. Using our annotated graph,
we calculate possible hardware configurations in the follow-
ing way: we use the depth-first search algorithm to walk the
graph in post-order. This allows us to start with sink nodes
and work our way up to source nodes (which are all clock
sources), while adding an increasing number constraints on
the clock frequency on the way. When the walk is complete,
we obtain a list of possible clock frequencies and the asso-
ciated µC configurations. Constraints can be easily added
or removed by accessing the graph structure. The traversing
operation is different for each type of vertex. For example,
in the case of a divider: for all child configurations, multi-
ply the clock frequency by the value of the divider and add
that value to the configuration.
Given a hardware description, and user and/or applica-
tion timing requirements, the reconfiguration tool will gen-
erate frequency-optimal hardware configurations. At com-
pile time, this allows any application to have a small set
of configurations, each with its own clock frequency, and
to freely switch among them. Once the possible configu-
rations are calculated for each application, the programmer
can include code in the application or in the operating sys-
tem (e.g., under the form of a service), that will switch from
one hardware configuration to another.
While the offline character of our optimization scheme
may be seen as a drawback, it is consistent with the spirit
of embedded systems and WSNs, in which applications are
very simple and fully determined in advance. Most WSN
OSes are designed for a single application tightly coupled
with the OS and have one fixed and largely predetermined
hardware configuration. Our tool allows for multiple prede-
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Figure 5: Chronogram of a sensor device’s duty cycle
termined hardware configurations.
3.3. Evaluation
Our goal is to achieve energy savings in WSNs by opti-
mizing the frequency of the µC for each application. One
important consequence of frequency optimization is that it
avoids unnecessary wake-ups from LPMs. As a preliminary
evaluation of our scheme, we compared the amount of en-
ergy consumed by a simple application in TinyOS 2.x and
the same application using our optimization scheme.
As shown in Figure 5, we consider an application that
sends a temperature sample every ∆ time units. In an ideal
situation, the device would not wake up from LPM between
two packet transmissions: ∆ = δ. However, in TinyOS,
δ ' 1 s for all values of ∆ ≥ 1 s. Moreover, the hardware
timer is configured such that the overflow of the timer’s
counter will also issue an interrupt, regardless of the val-
ues of ∆ and δ. This counter overflows every ' 2 s (16-bit
counter driven by 32 kHz crystal) and while one may think
the 1 s interrupts will mask the overflows, this is not true.
In reality, the 1 s alarm lacks accuracy, therefore both inter-
rupts are received and the interrupt handlers executed with
a small LPM time in between. The inaccuracy is due to the
fact that periodic timers are only periodic in software: the
hardware timer is reset after each interrupt. This results in
a average error of about 2.35% (over several duty cycles).
We manage to improve timing in two manners: a) elim-
inate the maximum number of useless wake-ups within
the limits of available hardware, b) use periodic hardware
timers to minimize error. The maximum time a µC can go
without waking up is dependent on the width of its timer’s
counter and on the minimum timer frequency. For the usual
TI MSP430 configuration (ACLK on 32 KHz quartz crys-
tal, 16-bit counter and clock dividers at their maximum),
this time is 128 seconds. Therefore, when ∆ > 128 s, we
will have ∆ > δ even with optimal frequency.
To calculate the energy consumed in both cases, we
used component data sheets [4], [6], measures from the
WSim hardware platform simulator [1] and the performance
overview presented in [10]. Our results are presented in Ta-
ble 1. As expected, there is no improvement for high duty
cycle applications (∆ ≤ 1 s), but it rapidly increases to
reach ' 11.12% for low duty cycle applications.
∆ Useless
IRQs per ∆
Inevitable
IRQs per ∆
Energy
Saved (%)
Avg. Er-
ror (%)
1 sec 0 0 0 2.3553
30 sec 44 0 5.5598 2.3554
1 min 89 0 7.4550 2.3554
15 min 1 349 7 10.7706 N/A
30 min 2 699 14 10.9432 N/A
1 hour 5 399 28 11.0315 N/A
1 day 129 599 674 11.1174 N/A
1 week 907 199 4 724 11.1206 N/A
1 month 3 887 999 20 249 11.1210 N/A
1 year 46 655 999 242 999 11.1211 N/A
Table 1: Energy saved as compared to TinyOS
4. Conclusion and Current Work
Our work introduces two complementary methods to re-
duce energy consumption in WSNs. The goal is to save
energy while facilitating the collaboration between a very
rich hardware platform and the user or the application. On-
going work deals with further developments of the reconfig-
uration software: creating a code generator, including other
µC peripherals in the frequency optimization graph.
A second activity targets a more thorough evaluation of
our work. This includes testing it on real sensing devices
and better illustrating its progress over current schemes.
For example, the preliminary performance evaluation does
not illustrate the improvement of our scheme over a well-
parametered tickless WSN OS. In a tickless OS, a list of
timers is ordered according to their expiration time and the
device sets one hardware timer to the nearest deadline. Our
scheme avoids unnecessary processing caused by periodic
timers by using all available hardware timers.
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Abstract
Contemporary Microprocessors are highly optimised to-
wards average case performance using caches and branch
prediction. While these features provide considerable
speedups they come at the price of predictability. How-
ever, for real-time applications with timing precision re-
quirements in an order of magnitude close the CPU’s clock
frequency, tight prediction of WCETs (worst case execu-
tion times) is indispensable. We are proposing a concep-
tual model and an assembly transformation strategy to turn
code with nested conditional control structures into code
with a flat flow of control. This so-called single-path code
facilitates the prediction of timing behaviour, ideally caus-
ing only an negligible overall slowdown. To overcome the
burden of writing a full fledged compiler, we are designing
our transformation to be applied post-pass, with full sup-
port for any optimisations conducted during the preceding
compilation stage.
1 Introduction
Moore’s law does not go past embedded systems. CPUs
of all architectures and dimensions are constantly super-
seded by more powerful successors. However, an unfor-
tunate side-effect anent to the domain of time-critical ap-
plications is, that more contemporary microcontrollers tend
to expose increasingly non-deterministic behaviour regard-
ing individual instruction latencies. This can largely be at-
tributed to the hierarchical memory model with regard to
a program’s data, and pipelined execution pertaining to its
code. We focus on the latter issue: when branch predic-
tion fails, the pipeline of fetched and decoded instructions
has to be flushed and refilled before program execution can
proceed. Since branches can – and often will – depend on
∗This project has been supported by the Austrian Science Fund, project
No. P18913-N15
input data passed to a program at runtime, it is even theoret-
ically impossible to correctly predict them in all and any
cases. This poses a problem for hard real-time systems,
where tight prediction of a program’s timing behaviour is
indispensable.
The traditional approach to overcome this problem is to
exactly model the hardware in question and apply path anal-
ysis to determine worst case timing scenarios [4]. However,
a correct simulation of CPU intrinsics, including behaviour
like instruction latencies and cache effects, is very specific
to the model in question, and thus tied to considerable ef-
fort.
In the light of the complexities adherent to prediction of
a program’s worst case execution time (WCET), Puschner
proposed the Single-Path Approach [9] to timing-aware al-
gorithms. The essence of this concept is to transform the
code from control dependence to data dependence [1], re-
moving conditional branches, and thus eliminating the non-
determinism they are inducting. Single-path algorithms use
predicated instructions to conditionally execute code in-
stead of branching.
Research on predicated execution has extensively been
conducted to increase performance on high-end proces-
sors [6]. Their high clock frequencies depend on long
pipelines, which in turn increases the performance impact
of pipeline stalls. An approximative rule of thumb for con-
ditionally executed sequential blocks of code is, that pred-
icated execution is favourable over branching, if the time
required to execute the block is shorter than the time re-
quired to recover after a pipeline stall. Predicated instruc-
tions propagate through the pipeline just like their uncondi-
tional counterparts, but – the depending on CPU architec-
ture – the execute and/or writeback stages are not executed
but swapped for NOPs if the assocciated boolean predicate
is false. Consequently any actual side effects caused by the
execution of the instruction in question are impeded.
While the algorithms presented in [9] require manual
adoption of source code, we are interested in automatic
translation to single-path code. Rather than implementing
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01 void bsort (int a[], int n) {
02 int i, j, t;
03 for (i = n− 1; i > 0; i−−) {
04 for (j = 1; j <= i; j ++) {
05 if (a[j − 1] > a[j]) {
06 t = a[j];
07 a[j] = a[j − 1];
08 a[j − 1] = t;
09 } } }
10 }
Figure 1. Bubble-Sort Algorithm in C
a full-blown compiler, we are investigating transformations
on assembly level, to allow for building upon already opti-
mised code.
This paper ist structured as follows. Section 2 introduces
the predicate stack model we conceived for single-path ex-
ecution of nested control flow graphs (CFGs) and illustrates
the transformation using a real-world example. Section 3
presents how we are mapping the model to the ARM in-
struction set. Section 4 outlines preliminary experimental
evaluation of this work in progress, and Section 5 gathers
first conclusions and outlines future work.
2 The Predicate Stack Model
In the context of this paper, by referring to conditional
blocks of code we are only identifying strictly forward con-
ditional ones. We denote a block bi being forward condi-
tional if it does not have a backwards edge to the imme-
diate predecessor block bi−1. Using this criterion we can
sort out conditional blocks induced by loop constructs. For
a more thorough discussion treating the reconstruction of
CFGs from assembly code we refer to [2].
For automatic translation of arbitrary programs to their
semantically equivalent single-path counterparts we intro-
duce the notion of a predicate stack. The elements on
the predicate stack mirror the nesting of conditional code
blocks in the CFG. Conditional branches push onto the
predicate stack, the associated join-nodes pop from it. Con-
ditional code executes taking into account the topmost ele-
ment on the predicate stack.
With regard to the model described in this section ei-
ther alternatives are equivalent. If a block is already relying
on predicated execution (e.g. introduced by an optimising
compiler), what is left to do for the translation step is al-
locating the respective condition register on the predicate
stack.
For the purpose of illustrating the transformation strat-
egy and run-time execution mechanism we are using the
bubble sort algorithm, also used in [11]. Figure 1 repro-
01 procedure transform (block, predicate) begin
02 for each op in block do
03 rewrite predicate (op, predicate);
04 if b := get subordinate block (op) then
05 p := push predicate (op);
06 transform (b, p);
07 pop predicate ();
08 end if
09 loop
10 end
Figure 2. Transformation Algorithm
duces the source code exactly as used in our experiments.
Furthermore Figure 4 (a) shows a terse, simplified CFG, (b)
depicts the counterpart CFG after translation to single-path
code. The utilization of the predicate stack can be read off
at the right of sub-figure (b). Bsort is built around a single
conditional block, there is no further nesting. Hence only
one predicate is needed to indicate whether the code is ac-
tually executed or just passed through the CPU’s pipeline
without side-effects.
The predicate in question (denoted p0) depends on the
result of the comparison (Fig. 4, Block 3’). Thus the trans-
formation process has to insert the predicate allocation ac-
cordingly. The operations of subordinate Block 4’ are pred-
icated with p0. Finally p0 is revoked in Block 5’, before the
conditional is tested again.
Obviously, in the general case of a nested conditional
block b′ within a block b, the predicate associated to b′ al-
ways depends on the the predicate of the surrounding block
b, as code within a disregarded branch must never be ex-
ecuted. Therefore each predicate that is pushed on top of
a non-empty predicate stack has to be combined with the
current top element at program execution time using logical
and (c.f. Figure 3).
01 procedure push predicate (op) begin
02 new pred := get predicate (op);
03 if stack is empty () then
04 stack push (new pred);
05 else
06 cur pred := stack top ();
07 stack push (cur pred ∧ new pred);
08 end if
09 end
Figure 3. Predicate Stack Manipulation
Figure 2 presents the recursive algorithm used to trans-
form a program’s CFG (constructed from assembly code)
into single-path code. For the sake of brevity and clarity
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void bsort (int a[], int n)
    int i, j, t;
for (i = n - 1; i > 0; i--)
for (j = 1; j <= 0; j++)
if (a[j-1] > a[j])
t = a[j];
a[j] = a[j - 1];
a[j - 1] = t;
end loop
loop end loop
loop
push_predicate (p0)
pop_predicate ()
p0
p0
p0
void bsort (int a[], int n)
    int i, j, t;
for (i = n - 1; i > 0; i--)
for (j = 1; j <= 0; j++)
if (a[j-1] > a[j])
t = a[j];
a[j] = a[j - 1];
a[j - 1] = t;
ret
no
loop end loop
end loop loop
yes
(a) Bubble-Sort CFG (b) Single-Path Bubble-Sort CFG
control
flow
predicate stack
2
3
1
0
4
6
5
0’
1’
2’
3’
4’
5’
ret
6’
Figure 4. Bubble-Sort CFG Sketch and Single-Path CFG Sketch with Predicate Stack
the special casing for the entry block, which is not asso-
ciated with a predicate by definition, is omitted. The al-
gorithm transforms each operation in the block to use the
assigned predicate (Line 3). In rewrite predicate() two dif-
ferent cases have to be considered. (i) The instruction does
not yet have an assigned predicate, in which case it is sim-
ply added. (ii) The processed instruction is already predi-
cated as a result of optimisations done by the compiler, the
predicate has to be rewritten to use the one currently on top
of the predicate stack. In case the CFG forks to subordi-
nate blocks, a new predicate – associated with the currently
processed operation – is allocated on top of the predicate
stack. The transform() procedure recurses to process the
new block before the predicate is removed from the stack
(Lines 4-7). This results in a depth first traversal of the CFG.
3 Mapping to the ARM Architecture
We are implementing the model proposed in the previous
section on an ARM architecture1 due to the significance this
CPU family has for embedded systems appliances. More
specifically we are using an XScale PXA255 ARMv5 CPU
on a Gumstix Connex board2.
ARM opcodes fully support predicated execution, there-
fore the translation of instructions is straightforward. The
opcodes in question either have to be rewritten to their pred-
icated counterparts, or in case they are already predicated
by virtue of compiler optimisations (e.g. using “-O3” for
1http://www.arm.com/documentation/Instruction Set/index.html
2http://docwiki.gumstix.org/Basix and connex
gcc), the predicate has to be swapped for the respective one
topping the predicate stack.
For the representation of the predicate stack at runtime
we are using the condition flags provided by the program
status register (PSR). They can be directly read and written
using the mrs and msr opcodes. Four of the status bits (Neg-
ative, Zero, Carry, Overflow) are read- and writeable in user
mode and can thus immediately be used as predicates3. This
limits the maximum intraprocedural nesting depth of condi-
tional block to a value of four, an acceptable value for code
targeted at time critical systems given that loop constructs
do not stress the predicate stack.
Possibilities to support even deeper nesting include ex-
tending the predicate stack to also use the status bits defined
as unused by the ARM manual (a total of eight flags) and
swapping out lower parts of the predicate stack to the pro-
gram stack.
4 Experimental Evaluation
In order to gain experimental evidence regarding the
methodologies outlined in this paper we have made an at-
tempt to reproduce the results from [10] on the hardware
platform described in Section 3. In particular we looked at
the Bubble Sort algorithm, the benchmarks were compiled
with gcc-3.4.5 in order to exercise them on the Gumstix
only using minimal bare-metal configuration, restricted to
serial I/O drivers and timing infrastructure.
By inspecting the assembly code generated when using
3http://www.arm.com/documentation/Instruction Set/index.html
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aggressive (“O3”) optimisation we observed, that that the
algorithm is not suitable for single-path conversion, because
gcc already heavily relies on predicated instructions instead
of branches. Further investigations showed that conditional
blocks up to about five statements in the C source code are
almost always compiled to predicated instructions.
Hence the preliminary conclusion we draw is, that many
of the well known sorting algorithms with tight loops and
brief conditional blocks are unsuitable for post-pass trans-
formation when compiled with full optimisation using gcc
for ARM. We are thus looking to conduct measurements
on application code, as it is not always possible to express
domain-specific programs as elegantly as the discussed ex-
amples. In particular we will be looking at the controller
loop of the JAviator quadrotor UAV4.
5 Conclusion and Future Work
In this work in progress paper we have introduced the no-
tion of a predicate stack and presented a conceptual model
for single-path execution of predicated code. Furthermore
we have outlined an assembly transformation algorithm that
translates arbitrary programs to single-path code. We are
aware that unconditional single-path transformation is a
brute force approach when applied to domain-specific pro-
grams rather than well-behaved and optimised algorithms.
Nevertheless studying the behaviour of such programs with
regard to single-path execution is an important direction
we are setting out for further work. Also our current ef-
fort is constrained to intraprocedural transformations, fur-
ther work is required to look at single-path execution from
an intraprocedural point of view. Moreover, we need to col-
lect experience regarding the behaviour of single-path code
in the context of full blown embedded systems, rather than
isolated benchmarks [12].
Finally we acknowledge that single-path execution is
only one among a number of orthogonal issues towards im-
proved WCET analysis and predictability. Software man-
aged caches (often referred to as “scratchpad memory”) and
fine-grained control over CPU subsystems (like for exam-
ple I-Cache locking [3]) are posing interesting challenges,
all the more when combined with single-path execution, as
presented in this paper.
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Abstract 
Checkpointing Rollback Recovery protocol is often used 
to provide fault tolerance for real-time applications. 
However, existing checkpointing implementations 
support only non-real-time applications as the 
checkpointing overhead is usually not deterministic. In 
this paper, we present an implementation of the 
checkpointing scheme with the Real-Time Application 
Interface (RTAI) supported by Linux, where services 
provided by the real-time operating system makes the 
checkpointing overhead, including the time to place a 
checkpoint and the time to recover the system from a 
failure, predictable.  
 
1. Introduction 
 
Checkpointing Rollback and Recovery (CRR) is one of 
the popular temporal redundancy techniques used to 
achieve fault tolerance in real-time systems [1]. 
However, as performing a checkpointing also takes 
time and consumes resources, we must take into 
account the checkpointing overhead to better predict the 
satisfaction of constraints in real-time applications.  
There are two main functions in a CRR protocol that 
need to be implemented, i.e., the checkpointing 
function where checkpoints are taken periodically and 
the recovery function where systems are recovered 
from faults by rolling back to previous checkpoints. 
Previous work in checkpointing implementation, such 
as [2-4], normally accomplish these two functions by 
utilizing multi-threaded processes on general purpose 
operating systems, where main function thread has to 
be blocked by checkpointing and recovery threads 
frequently. However, implementations built on non-
real-time OS do not provide deterministic preemption 
and inter-process communication, because a kernel 
space thread cannot be interrupted by other kernel 
space threads or by user space threads. The OS kernel is 
“locked” once a kernel function is executing. This 
usage of locks introduces non-deterministic latencies 
for both checkpointing and recovery tasks, which are 
not tolerable in real-time applications. 
 In this paper, we implement the checkpointing 
scheme with Real-Time Application Interface (RTAI), 
which is a popular open source real-time patch for non-
real-time Linux. We treat main function, checkpointing 
function, and recovery function as real-time tasks with 
different priorities so that the time to save a checkpoint 
and recover from a fault becomes deterministic. It is 
implemented by using the RTAI real-time interruptions 
and scheduling mechanisms. The checkpointing library 
built on RTAI can hence be adopted by real-time 
applications to provide fault tolerance.  
 
2. Library Implementation with RTAI 
 
2.1. RTAI 
The Real-Time Application Interface (RTAI) modifies 
the general purpose Linux kernel so that the patched 
operating system can use the Interrupt Abstraction 
approach to add deterministic real-time characteristic.  
Specifically, with an additional Interrupt Abstraction 
layer on top of general purpose Linux, RTAI can 
intercept hardware interrupts before they go to the 
Linux kernel. RTAI then apply real-time scheduling 
policies to decide which task shall be run first. 
Comparing with general purpose Linux, RTAI's task 
scheduler uses fully preemptive scheduling based on a 
fixed-priority scheme and hence provides predictable 
behavior for hard real-time tasks. 
Another nice feature of RTAI is that it provides a 
technique named LXRT which allows users to develop 
and run hard real-time tasks in user space using the 
same API that is provided in kernel space RTAI. This 
practice makes the development, debug and test of real-
time applications much easier than in the kernel mode. 
This is the method that we use in this paper to 
implement the checkpointing scheme on RTAI.   
 
2.2. Checkpointing Scheme in RTAI 
For each real-time application running on the RTAI 
Linux, which is called “main function” in this paper, 
there are two associated tasks, i.e., the checkpointing 
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task and the recovery task. Fig. 1 and 2 give the work 
flows of these two tasks, respectively. 
 
Fig. 1. Checkpointing Work Flow 
 
 
Fig. 2. Recovery Work Flow 
 
As depicted in the Fig. 1 and 2, these two tasks are 
performed through cooperation of four main modules: a 
checkpointing module, a fault detection module, a fault 
recovery module, and a main function module.  
   All the modules are implemented as real-time tasks 
supported by RTAI preemption and real-time 
scheduling services. Since the scheduling is based on 
priorities, the assignments of priorities on different 
modules need to be carefully considered. In our library 
priorities are set as below with higher numbers 
representing higher priorities.  
Main Function Priority 1 
Checkpointing Priority 2 
Fault Recovery Priority 2 
Fault Detection Priority 3 
Table 1. Real-Time Tasks and Their Priorities 
   
2.3. Implementation 
Our checkpoint library is developed in user space with 
LXRT. Under LXRT, these tasks can be conveniently 
coded and tested in user space, and at the same time 
benefit from the real-time characteristic. The 
implementation is based on the deterministic 
preemption ability offered by the RTAI. With the RTAI 
scheduler, real-time tasks with higher priority will be 
able to preempt lower-priority tasks, and hence have 
deterministic timing behaviors.  
   The first development step is to use the API’s 
provided by LXRT to create each function module as a 
real-time task associating with a priority specified in 
Table 1. Specifically, we use two RTAI functions: 
rt_task_init_schmod and rt_make_hard_real_time to 
create a real-time task. There are two things happening 
after these two functions are called. At first, a task is 
created and is assigned a priority. In LXRT, however, 
SCHED_OTHER is the standard Linux default 
scheduler performs non-preemptable and non-priority  
scheduling on tasks. So the second function is to switch 
the scheduling to SCHED_FIFO, which is intended for 
special and time-critical applications that need precise 
control over the way in which runnable processes are 
selected for execution. Processes scheduled with 
SCHED_FIFO are assigned static priorities in the range 
from 1 to 99, which means that when a SCHED_FIFO 
process becomes runnable, it will immediately preempt 
a running SCHED_OTHER process or a SCHED_FIFO 
process of lower priority [5]. A FIFO (first in, first out) 
policy is applied to processes of the same priority. 
Preempted SCHED_FIFO processes remain at the head 
of their priority queue and resume execution again once 
all higher-priority processes become blocked, which 
obviously can help us to predetermine our running 
order and realize real-time performance.  
   As described in Section 2.2, we have four tasks 
running concurrently in a system. The main function is 
then created as a real-time task with priority 1, which 
means it is the lowest priority and can be preempted by 
other higher priority tasks. In order to perform the 
checkpointing functionality depicted in Fig. 1, we 
create a checkpointing task with priority 2. Meanwhile, 
since a checkpoint will be taken periodically, we need 
to set a real-time timer and make the checkpointing task 
as a periodical real-time task by calling the function 
start_rt_timer to start a real-time timer, and then 
rt_task_make_periodic to make the timer a periodical 
one. Then when the time reaches the period, the timer 
wakes up the checkpointing task. There are two 
possible situations when the checkpointing task is up: 
(1) when the current running task is the main function. 
Since the checkpointing task has higher priority, it 
preempts the running main function and start taking 
checkpoint. After the checkpoint is taken, another 
function rt_task_wait_period will be called such that 
the checkpointing task will be sent back to sleep and 
wait for the next coming period. The real-time 
scheduler will then resume the execution of the main 
function; (2) if the current running task is the fault 
detection or fault recovery. Since the checkpointing 
task has lower priority, the scheduler will simply block 
the task until the higher priority tasks finish.  
   To achieve fault recovery, we need to create two real-
time tasks, i.e., the recovery task with priority 2 and 
fault detection task with priority 3. The fault detection 
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task is also periodic. When the timer reaches the fault 
detection interval, the fault detection task preempts all 
running tasks and sends a “keep alive” signal to the 
main function. If no response is received, it will report a 
fault occurrence by sending an RPC signal to the fault 
recovery task and then block itself.  
Different from the checkpointing and the fault 
detection tasks, the fault recovery task is event-driven 
instead of time-driven. Specifically, it starts as an 
infinity loop and waits for a fault event. When the 
recovery task receives “fault occurrence” signal from 
the fault detection task, it calls the function 
rt_task_resume so that the real-time scheduler put it in 
the front of the running queue for execution. The task 
will read the previous checkpoint from the persistent 
storage, and recover the application state accordingly. 
After the recovery procedure finishes, the recovery task 
then calls rt_task_suspend function to suspend itself 
again in the infinite loop, until the next fault occurrence 
event arrives. 
     It is worth noting that the checkpointing frequency 
has impacts on system performance. In particular, more 
frequent checkpointing speeds up the recovery when 
failures occur, and therefore improves the system 
availability and accelerates the execution time. 
However, checkpointing also takes time and consumes 
resources. It increases the fault-free execution time and 
can jeopardize the satisfaction of timing constraints. 
The checkpointing task hence may need to 
communicate with non-real-time Linux processes to 
receive adaptive checkpoint interval information. For 
instance, a central controller located in a remote process 
may decide the proper checkpoint interval and send the 
value to the checkpointing task through communication 
network. The challenge for adaptive checkpoint interval 
in real-time application is that we need to guarantee that 
new checkpoint interval can be applied to the 
application and be effective within predictable time.      
RTAI provides a set of real-time Inter Process 
Communication (IPC) mechanisms that can be used to 
transfer and share data between tasks in both the real-
time and Linux user space domains. These mechanisms 
include real-time FIFO’s, mailboxes, semaphores, and 
RPC’s (Remote Procedure Calls). In this 
implementation, we use the real-time FIFO for 
checkpointing task to receive massage from normal 
Linux tasks.  
Specifically, when the checkpointing task is resumed 
by the periodical timer and before it takes a checkpoint, 
it checks the real-time FIFO queue to see if there is a 
message indicating the change of checkpoint intervals. 
If a new checkpoint interval is detected, the 
checkpointing task finishes saving its current 
checkpoint first and then calls function next_period. 
This function resets the time which will be the caller 
periodical task’s next running period. Since the 
checkpointing task can be guaranteed to obtain the CPU 
periodically, the adaptive checkpoint intervals are 
hence able to be applied within a deterministic time 
range. In fact, if a checkpoint reset message is in the 
FIFO queue, and the previous checkpoint interval is Y, 
the new value will be effective in no later than 2Y time.  
    Fig. 3 gives an overall architecture of our 
implementation on RTAI. 
 
Fig. 3. Checkpointing Architecture on RTAI 
 
3. Experiment Results  
 
The experiment settings are as follows: a Pentium Dual 
Core 1.6GHz CPU and 1GB RAM. The system is 
running on a Federal Core Linux with kernel version 
2.6.18 and an RTAI 3.4 patch. In our experiments, we 
develop a simple application that adds 1 to the current 
values starting from 1 until we force it to terminate. The 
checkpointing operation is hence to save the current 
accumulation value into a file, and the recovery 
operation is to retrieve the checkpoint (previous 
accumulation value) and continue adding values to that.  
   The first experiment is to show that the time to take a 
checkpoint is predictable in our implementation. To test 
it in a stress environment, we create “disturbing” 
threads in the background. Specifically, when the 
checkpointing task starts executing, we run various 
number of normal Linux dummy threads (priority 0) 
and lower priority real-time dummy threads (priority = 
1) in the following order: first, we test the 
checkpointing overhead with no disturbing thread. We 
then test by separately increasing the number of normal 
Linux thread by 10 and real-time thread by 1. Next, we 
simultaneously increase the number of normal Linux 
thread by 10 and real-time thread by 1. Lastly, we 
increase the number of normal Linux thread by a larger 
amount 30. We repeat the experiment and adopt the 
average values. 
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    From the results in Table 2, we can see that in spite 
of the disturbing threads running in the background, the 
time to take a checkpoint remains almost the same with 
a changing range per disturbing normal Linux thread 
increase less than 0.2% and per real-time thread 
increase less than 2.5%, and hence is in a predictable 
range. This is due to the deterministic preemption and 
priority-based scheduling provided by the RTAI.  
 
Checkpointing 
Time 
Number of 
Normal Linux 
Thread 
Number of 
Real-time 
Thread 
40 ms 0 0 
40 ms 10 0 
41 ms 10 1 
42 ms 10 2 
42 ms 20 2 
44 ms 30 3 
46 ms 60 3 
Table 2. Checkpointing Overhead 
 
The second experiment is to measure the overhead of 
recovering a fault. In this experiment, we create another 
task named fault generator. This task periodically 
(every 20 ms) produces an artificial fault to be fed to 
the fault detection task and trigger recovery task.  
 
Recovery Time Normal Linux 
Thread 
Number 
Real-time 
Thread 
Number 
33 ms 0 0 
33 ms 10 0 
33 ms 10 1 
34 ms 10 2 
34 ms 20 2 
35 ms 30 3 
37 ms 60 3 
Table 3. Recovery Overhead 
 
From the results in Table 3 we can see that the 
recovery time does not change much (less than 0.2% for 
per normal Linux thread and 1.5% for per real-time 
thread) even after adding 60 normal disturbing threads 
in the background.  
Our last experiment is to show the time it takes to 
apply a new checkpoint interval on a running 
application. We create an adaptive checkpointing task 
that put a message into the real-time FIFO queue, and 
measure the time between the message entering to the 
queue and the new checkpoint interval being effective. 
We change the checkpoint interval in 5 different ways, 
repeat the test on each of the adaptation, and record the 
average value.   
 
Previous 
Checkpoint 
Interval 
 
Next Interval 
Checkpoint 
Switching 
Time 
24 48 44 ms 
48 60 42 ms 
60 80 44 ms 
80 100 41 ms 
100 120 42 ms 
Table 4. Checkpoint Interval Switching Overhead 
 
The results in Table 4 indicate that the adaptive 
checkpoint intervals can be applied dynamically and be 
effective within a deterministic time frame.  
 
4. Conclusions and Future Work  
 
In this paper we implement the Checkpoint Rollback 
Recovery scheme in RTAI real-time operating system. 
The preemptable interrupt service provided by the 
RTAI makes the checkpointing overhead predictable, 
so that the checkpointing scheme is feasible to be 
applied in real-time applications to provide fault 
tolerance. The experiment results performed on a real 
system indicate that the checkpointing overhead are 
close to constants.  
Our future work is to extend this work to distributed 
environment, where global system states are maintained 
through synchronized checkpointing protocols. The 
deterministic synchronization overhead hence needs to 
be guaranteed by utilizing real-time-aware inter-process 
techniques.  
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Abstract
Industrial manufacturing today requires both an efficient
production process and an appropriate quality standard of
each produced unit. The number of industrial vision appli-
cations, where real time vision systems are utilized, is con-
tinuously rising due to the increasing automation. Assem-
bly lines, where component parts are manipulated by robot
grippers, require a fast and fault tolerant visual detection
of objects. Standard computation hardware like PC-based
platforms with frame grabber boards are often not appro-
priate for such hard real time vision tasks in embedded sys-
tems. This is because they meet their limits at frame rates of
a few hundreds images per second and show comparatively
long latency times of a few milliseconds. This is the result
of the largely serial working and time consuming process-
ing chain of these systems. In contrast to that we designed
an application-specific instruction processor chip which ex-
ploits massive parallelization of often used image prepro-
cessing algorithms to minimize computation times. To get a
feasible image resolution of 320 x 240 pixels at processing
frame rates up to 2000 frames per second we realized an im-
age processor on a semi-custom 0.18 µm pure logic CMOS
platform. The paper presents the architecture, the perfor-
mance parameters of the designed processor chip and some
simulation test results.
1 Motivation and introduction
The motivation to present that paper emerges from a firm
tendency to substitute PC-based standard machine vision
systems with smaller and faster embedded components
(e. g. smart cameras), what is currently a world-wide
on-going ambitious research topic [1],[2],[3]. One way to
manage that is to use application specific integrated circuits
(ASICs) as basic platform. The advantages of ASIC
based components confront with their main weakness:
the inflexible and fixed instruction set. To meet that we
present a so called ASIP (application specific instruction
set processor) which combines the flexibility of a GPP
(General Purpose Processor) with the speed of an ASIC.
1. real scene
4. improved binary image  
Further processing
(robot control)
Embedded Vision System
2. grey scale image
    representation
image segmentation
// Physical attributes 
centroid = [5.3 4.6]
orientation = 35 °
image sensing, AD-
conversion and read out
      CMOS-Imager
3. raw binary image
    representation
image enhancement,
removal of disturbance 
 5. x, y and diagonal    
     projections
calculation of
projections
ASIP
calculation of
object centroid and 
orientation
FPGA
Figure 1. Image processing flow
Before we explain some details of our processor architec-
ture we point out the characteristic data processing flow of
the considered machine vision system in which our proces-
sor chip will work. Figure 1 illustrates a generic procedure
of the embedded machine vision environment. In the be-
ginning a real scene is captured by a CMOS imager and
converted to digital values (1). Afterwards the gray scaled
image is segmented (2) and we receive a raw binary image
representation. The quality of the image is improved by ap-
plying e. g. morphological filter operations (3). In the next
step we will calculate diagonal, vertical and horizontal pro-
jections of the binary image (4). This means simply that
pixels are counted what can be perfectly parallelized. This
information can then be used in the next step to calculate the
object’s centroid and orientation, what is one of the most
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important tasks in industrial image processing. For step 1
we can use a commercial CMOS sensor as well as a sensor
which was especially designed in our project. The steps 2
and 5 are solved by hardwired algorithms implemented in
a low-priced medium class FPGA (field programmable gate
array). The steps 3 and 4 are calculated in our ASIP chip
which is the core of our embedded real time vision system
and which we present in this paper.
The rest of the paper is organized as follows. Chapter 2
presents the ASIP chip architecture and the primary system
parameters, chapter 3 shows some application examples.
The fourth chapter presents the currently working process.
Finally, some conclusions are given.
2 Chip architecture
2.1 Overview and general chip features
The designed architecture of our ASIP is a result of a
precise analysis of the needed performance and the algo-
rithms to solve image processing problems as described
before. Our design strategy can be summarized as follows:
don’t integrate as much as possible functionality but rather
as much as even required. Figure 2 shows a block diagram
of our ASIP chip architecture, its data paths (wide arrows)
and its control paths (small black arrows). The main
components are the processor array (core), the control unit,
which contains a microprogram unit and the vertical and
horizontal counter arrays. Using the capabilities of the
micro program unit self-defined arbitrary morphological
3x3 operators can be loaded into the control unit. Therefore
the possibilities to manipulate binary images are almost
unlimited. The task of the vertical and horizontal counters
located in each pixel row and pixel column is to realize the
pixel counting for the projection operations as described
above. Two standardized and user friendly interfaces
(JTAG, SPI) serve for the connection to the chip’s outside
world. These interfaces allow to load the microprogram or
to chose simple, but otherwise time consuming algorithms
(in the serial computing case) to remove disturbances in
images, e. g. holes in objects or speckles on the background
or to detect edges.
The input data can be read serially (slow mode) or via a
16 bit wide data bus (fast mode). No external memory
modules are required, the chip has internal registers to
store the entire image and all required temporary data. An
exceeding feature is the fact, that the consumed processing
time is not depending on the image size since only local
operators are applied.
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Figure 2. Block diagram of the image proces-
sor
The chip is driven by a 40 MHz clock. As result, a single
morphological operation performed on a 320 x 240 pixel
image including data in/output only needs 250 µs. For even
faster data in/output a ROI (region of interest) can be de-
fined in steps of 20 pixels in horizontal and 32 pixels in
vertical direction.
To solve general object criteria like centroids and object ori-
entations a fast executable preprocessing method is realized
on chip. This is performed, as mentioned above, by two
parallel working counter arrays determine the three possible
projections in horizontal, vertical, and diagonal direction.
The output data can be a preprocessed image or the pixel
projection values. The control of both the data in/output
streams and the data processing within the core and the
counter arrays is organized by a finite state machine which
is part of the control unit.
A boundary scan chain located on the left chip side and
closely assigned to the JTAG control module provides board
level test purposes.
2.2 Processor core
During the design analysis it became obvious, that it is
not recommended to create a full parallel circuit, where
each image pixel has its own processing unit. This would re-
sult in too much chip area. Therefore we decided to design
a mixture of a time and space multiplexing architecture, i.e.
a group of pixels is serially processed by one PE and sev-
eral of such PEs are working simultaneously. This requires
to find a trade off between a fixed number of serially pro-
cessed pixels by one PE and the resulting image operator
latencies.
In order to compute the 76800 image pixels (320 x 240) on
a strongly limited chip area of 25 mm2 within a reasonable
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processing time, we fixed that parameter to 16 pixels per
processign element (PE) ([4]). As result the processor core
consists of 4800 PEs. The architecture of one is shown in
Figure 3.
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Figure 3. Schematic structure of one pro-
cessing element
One PE has three synchronous clocked 1 bit registers and a
small combinatorial network (LU, logical unit) to compute
its own new state depending on the own pixel value and
the value of the eight neighbored pixels in each calculation
step. That means that all PEs in the core are linked with
each other by a local X-network. The LU allows to carry
out the basic boolean functions and, or, and not. Their con-
trollable interconnections allow to perform the mentioned
binary morphological operations. The result storage and
feedback supports to process the image data in multiple cy-
cles. Therefore the number of a certain set of morphological
operations can be subsequently combined depending on the
image processing problem.
Due to the time multiplexing approach further hardware re-
sources for shifting data and for storing pixel data and tem-
porary results are closely attached to each PE. That basic
structure is shown in Figure 4 (modules 1 to M represent the
additional shift and store resources). The shift resource is
necessary to shift step-by-step pixel data to the neighbored
modules and to the horizontal and vertical pixel counters.
Fifteen of those multiplexed PEs form a closed ring to pro-
cess one image row (maximum: 240 pixels). The alignment
of the 320 row structures one upon the other builds up a
vertical array and ensures the massive parallel vertical in-
terconnection to the neighbored units.
PE
PE
1 2 ... M1 2 ... M
PE
PE
PE PE
1 2 ... M
1 2 ... M
1 2 ... M
1 2 ... M
Figure 4. Interconnected multiplexed pro-
cessing elements
3 Application example
In table 1 the result of a functional simulation of our
ASIP prototype for a programmed segmentation operation
is shown. An image of a vehicle rim (a representation of a
typical industrial scene) is captured by an image sensor and
segmented with a fixed threshold. In addition the image is
cut by the in-built ROI functionality to the required image
section (1 and 2a). The removal of some disturbances can
be performed by the designed circuit (temporary images 2b
- 2d). The overlay of the preprocessed image, which is the
ASIP output, and the original gray scale image is quite good
(3).
1 3
2a 2b 2c 2d
Table 1. Application example of a rim inspec-
tion (Image 1 by courtesy of V&C GmbH)
One complete procedure including image input, image
processing and image output needs only 250 µs what is a
pretty good value to fulfill industrial inspection tasks in real-
time. Furthermore we carried out simulations in which the
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centroid and the orientation of objects is calculated in com-
bination with the FPGA using the projections which are de-
termined by the ASIP-internal horizontal and vertical coun-
ters. When we assume a time of further 250 µs (a spare
of 10000 clock cycles per image at 40 MHz) to calculate
the physical moments we are able to process two thousand
images in each second.
4 Working progress
4.1 Finished work
The basic design works of the processor core architec-
ture date back to 2006. The VHDL models were tested and
validated in the first half of 2007. The RTL and layout syn-
thesis of the complete ASIC design (see Figure 5) including
all modules was performed in fall 2007. There were some
difficulties to fit in the design into the chip area (one tile of
5 mm x 5 mm dimension). Due to the lack of vertical space
the core supply pads could not be placed in a regular orien-
tation. After finishing the validation of the physical design
constraints (distances of wires, geometries of internal struc-
tures) the tape out was carried out in November 2007. We
received the manufactured chips in February 2008.
Figure 5. Image processor chip (GDSII view)
4.2 Pending work steps
Unfortunately we could not use a standard package of-
fered by the fab to enclosure the circuit. The reason is
that too many bond pads are located on the left circuit
edge. Therefore the processor chips has to be bonded and
packaged by a project’s co-partner specialized in electronic
packaging. We prefer a COB (chip on board) technology,
in which the chip is directly fixed and bonded onto the base
circuit board.
The next steps would be testing activities and a prototype
realization. The integration of the chip into a smart camera
system for industrial purposes is intended in fall 2008.
5 Conclusions
In machine vision object detection and classification is
a common application, e. g. to inspect automated product
pipelines. The algorithms to segment images, to identify
certain objects out from a set of objects known in advance,
and to detect their position and their orientation within few
milliseconds with cheap hardware is both an economically
important and technically challenging task. To meet that
we designed a massively parallel programmable ASIP pro-
cessor chip which is suited for the integration in small em-
bedded vision systems fulfilling real-time tasks. We solved
this by a microprogrammable parallel on-chip architecture
which allows e. g. the programming of fast image segmen-
tation operations. This programmable structure is supported
by additional counter resources to extract certain features
like the moments of zeroth, first and second order to com-
pute rapidly, area or centroid resp. orientation of detected
objects with a throughput of up to 2000 images per second.
The reason to choose exactly the chip area of 25 mm2 is that
only fixed tiles of 5 mm x 5 mm area units were supported
by the mask house at the used chip technology node. The
pixel resolution of later manufactured chips may be larger
without that constraint. The generic formal description of
the architecture would support this.
Acknowledgments
This work is supported by the local government of
Thuringia, Germany, Ministry of economics, technology
and work (TMWTA).
References
[1] S. C. P. Dudek, “A general-purpose 128x128 simd pro-
cessor array with integrated image sensor,” Electronics
Letters 42(12), pp. 678–679, 2006.
[2] G. Lina´n, A. Rodrı´guez-Va´zquez, R. Carmona,
F. Jime´nez-Garrido, S. Espejo, and R. Domı´nguez-
Castro, “A 1000 fps at 128 x 128 vision processor uit
8-bit digitized i/o,” IEEE Journal of Solid-State Cir-
cuits 39(7), pp. 1044–1055, 2004.
[3] W. Wolf, B. Ozer, and T. Lv, “Smart cameras as embed-
ded systems,” Computer 35(9), pp. 48–53, 2002.
[4] A. Loos, M. Schmidt, A. Graupner, D. Fey, and
R. Schu¨ffny, “A combined space-time multiplex archi-
tecture for a stacked smart sensor chip,” in Proceedings
of the SPIE, Volume 6185, pp. 61850H (2006)., Pre-
sented at the SPIE Conference 6185, pp. H1–H9, Apr.
2006.
52
Providing QoS by Scheduling Interrupt Threads
Gabriele Modena, Luca Abeni, Luigi Palopoli
University of Trento
Trento - Italy
gabriele.modena@gmail.com, luca.abeni@unitn.it, palopoli@dit.unitn.it
Abstract
This WiP describes some preliminary results obtained
when experimenting with the priorities of IRQ threads in
a real-time version of the Linux kernel. IRQ threads allow
to schedule interrupt handlers so that their interference on
real-time activities can be controlled. However, the exper-
iments presented in this paper indicate that fixed priority
scheduling does not provide enough flexibility for finding
a trade-off between real-time performance and throughput,
and we argue that reservation-based scheduling is needed.
1 Introduction
Real-time scheduling theory has traditionally dealt with
the problem of scheduling the CPU so that the execution
of a set of concurrent tasks can meet some timing con-
straints. The kind of real-time constraints considered range
from hard real-time constraints (requiring strict and deter-
ministic execution guarantees) to soft real-time constraints
(for which occasional violations can be tolerated and prob-
abilistic performance guarantees are required). Moreover,
different kinds of tasks (ranging from tasks characterised
by fixed execution and inter-activation times to tasks de-
scribed by stochastic descriptions) have been analysed, and
scheduling algorithms have been modified to address high
variabilities in the task sets.
However, the CPU is not the only type of resource that
needs to be shared between the various applications run-
ning in a system. Very often, real-time tasks need to in-
teract with IO devices (e.g., acquiring data from sensors,
or sending computation results to actuators) or with other
nodes through a network link. The need for a real-time I/O
creates problems of challenging complexity, which cannot
be mitigated by simply using suitable real-time scheduling
algorithms for the CPU.
Some recent pieces of work have shed some light on
a largely underestimated problem: a real operating sys-
tem kernel needs some CPU time to exchange data with
hardware devices [3, 6]. For instance, it is completely use-
less to precisely schedule a device (e.g., a disk) if the kernel
is not able to find enough CPU time to manage the incoming
data. And, the CPU time spent by the kernel for handling
the device must not be accounted to real-time tasks that do
not use such a device (causing deadline misses) This means
that a really coordinated strategy for the scheduling of dif-
ferent resources [9] is needed.
In this work in progress, we investigate how some recent
patches for the Linux kernel permit to make IO activities
schedulable, and we experiment with different priority as-
signments verifying that fixed priority scheduling does not
provide enough flexibility for controlling both the real-time
performance and the throughput of real-time and non real-
time applications coexisting in the same system.
2 Kernel Structure
As explained in the introduction, to schedule other re-
sources than the CPU the OS kernel needs to consume CPU
time in handling hardware interrupts coming from the vari-
ous devices providing the resources. To understand why the
time spent serving interrupts can be a problem for real-time
applications, consider the structure of a traditional kernel,
in which hardware interrupts are generally served in two
phases:
• a short Interrupt Service Routine (ISR) is invoked
as soon as an interrupt fires and is responsible for ac-
knowledging the hardware interrupt mechanism, post-
poning the real data transfer and processing to a longer
routine, to be executed later;
• a longer routine (soft interrupt, or bottom half) is exe-
cuted later to correctly manage the data coming from
the hardware device.
ISRs generally execute with interrupts disabled, while soft
interrupts always execute with interrupts enabled and are
served when switching from kernel space (where ISRs run)
53
to user space (where user programs are executed). There-
fore, soft interrupts can be preempted by ISRs.
Both ISRs and soft interrupts have a higher priority than
user tasks, and can “steal” execution time from them. Such
“stolen time” can be accounted in real-time guarantees by
modelling it as a blocking time, and/or by modelling ISRs
and soft interrupts as high priority tasks1. This implies that
a low-priority task can make a task set unschedulable by
causing the generation of a large number of hardware inter-
rupts.
This problem is generally solved in real-time kernels by
scheduling the interrupt handlers: for example, the Real-
Time Preemption patch (RT-preemtp) [8] introduces real-
time features in the Linux kernel and transforms ISRs and
soft interrupts in kernel threads (the hard IRQ thread and
the soft IRQ thread), that are schedulable entities handled
by the kernel scheduler in the same way as user tasks (so,
IRQ threads can have lower priorities than real-time tasks,
and can be preempted by them). A real-time application that
does not need to interact with a specific device can sched-
ule its tasks in foreground respect to the device’s interrupt
handlers, so that real-time tasks are not disturbed by the de-
vice’s interrupts.
This solution can present a slightly higher overhead, and
requires a more careful synchronisation, but also has the ad-
vantage of permitting to correctly account the handler code
in a real-time system (that is, the CPU time required to ex-
ecute the handler can be correctly accounted in order not to
break the system’s guarantees).
The possibility to schedule interrupt handlers (provided
by IRQ threads) permits to give user-space real-time tasks
higher priorities than interrupts, reducing the interference
from hardware devices. However, it is still not clear how
to assign priorities so that real-time and QoS guarantees are
respected: although real-time theory provides tools for as-
signing priorities to real-time tasks (for example, by using
the Rate-Monotonic - RM - priority assignment), there still
are no reliable algorithms to properly assign priorities to
IRQ threads.
Of course, it is easy to find priority assignments that pro-
vide good real-time performance in specific cases: for ex-
ample, when real-time applications do not need to access a
hardware device, the IRQ threads provided by RT-Preempt
allow to reduce the interference caused by such a device.
However, it is not easy to assign the tasks priorities when
the real-time application depends on data coming from the
device.
1The schedulability of a real-time task set can be guaranteed by using
an admission test, which is traditionally based on the execution times and
periods of real-time tasks (utilization-based test, response time analysis, or
time demand analysis). This admission test can be enhanced to account
the blocking times, and/or by introducing in the admission test some high
priority tasks modelling interrupt activities.
3 Scheduling the IRQ threads
Since there is not any theoretical model showing how
IRQ threads affect devices throughputs and the performance
of real-time tasks, we have assessed the effects of IRQ
threads priorities through a set of experiments.
To evaluate the interactions between a set of periodic
real-time tasks and a hardware device generating interrupts:
• a network card has been selected as an interrupt gener-
ating device because it is easy to generate a controlled
load on it, and to measure the network throughput;
• a set of periodic periodic real-time tasks has been used
to generate some time sensitive CPU load, and all the
real-time tasks have been scheduled using real-time
(SCHED FIFO) priorities assigned according to RM;
• real-time performance have been quantified by mea-
suring the latency [1] experienced by a periodic task.
This latency is a good real-time performance metric,
because it must be accounted in the admission test as a
blocking time Bi, so high latency values risk to make
unschedulable task sets that would be schedulable if
kernel effects were not considered.
The impact of IRQ threads’ priorities has been measured
by repeating the experiments with different priority assign-
ments. In particular, the goal of these experiments was
to check how manipulating the priorities of the interrupt
threads allows us to control the real-time tasks’ latency and
the network throughput.
To reduce the impact of external factors, the experimen-
tal setup is composed of two computers connected by a
cross network cable. The cyclictest program [5] has
been used to measure the latency experienced by a real-
time task with period 10ms, and the netperf program [4]
has been used to generate a very high network load and to
measure the throughput achieved by the network card. One
of the two computer generates the network traffic by us-
ing a netperf client, while the other computer runs the
netperf server together with the set of real-time tasks
and cyclictest. This second computer is an AMD K6-
2@400Mhz2 running the 2.6.24-rc2-rt1 Linux kernel [7],
and both the computers use a 100Mb Realtek ethernet card.
The priorities of the cyclictest periodic task and
of all other real-time tasks have been assigned accord-
ing to RM, and the priorities of the IRQ threads serv-
ing the network card (the hard IRQ thread, and the
softirq-net-rx thread - these two threads will be in-
dicated as “networking threads”) have been varied from 1
(minimum priority) to 99 (maximum priority). To better
2Note that we used a low-power computer by purpose, to better high-
light the problems caused by the interrupt handlers.
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Priority Maximum Latency Net Throughput 95% confidence interval
1 → 49 98µs 37Mbps 3Mbps
50 → 79 94µs 38.3Mbps 1.6Mbps
80 148µs 76.6Mbps 1.2Mbps
81 → 99 164µs 72.25Mbps 2.1Mbps
Table 1. Real-Time latency and network throughput experienced assigning different priorities to the
interrupt threads.
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Figure 1. Latency CDF for a non real-time
linux kernel running netperf.
expose the effects of these two threads, netperf has been
configured to use UDP packets composed by 600 bytes.
To have a baseline value to be used as a reference for
the following results, a vanilla Linux kernel (without IRQ
threads) has been used in a first set of experiments, which
resulted in the latency Cumulative Distribution Function
(CDF) depicted in Figure 1. Although the probability of
measuring a latency < 200 is high, the distribution func-
tion has a long tail, and the maximum measured latency is
70602µs (note the logarithmic scale on the X axis in the
figure). The corresponding network throughput is about
80Mbps.
While the achieved network throughput is reasonable, a
worst-case latency of more than 70ms is not acceptable for
a large number of real-time applications. Running the same
experiments on a RT-Preempt kernel (without any tuning of
the IRQ priorities) resulted in lower worst-case latencies, as
shown in Figure 2 which compares the latency CDFs for an
“-rt” and a vanilla kernel. Note that the CDF for the 2.6.24-
rc2-rt1 ends before 100µs (so, the worst-case latency is less
than 100µs), while the CDF for the vanilla kernel is trun-
cated (as shown in Figure 1, it reaches 1 after 70ms). How-
ever, the network throughput for Preempt-RT went down to
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Figure 2. Latency CDF for a RT-Preempt linux
kernel running netperf.
less than 50Mbps. To avoid this decrease in networking
performance (while not renouncing to low latencies), we
investigated the effects of tasks priorities the latency and
throughput, through a new set of experiments.
Since some first experiments seemed to confirm that as-
signing the same priority to the hard IRQ thread and to the
soft IRQ thread gives the best results, we decided to al-
ways assign priorities in this way. The experiments’ results
showed four different possibilities for priority assignment:
1. the networking threads have the lowest priorities in the
system. This includes all the priorities from 1 to 49 (50
is the default priority of all the IRQ threads);
2. the networking threads have priorities between 50 (the
priority of all the other IRQ threads) and the priority of
the periodic real-time threads (in particular, cyclictest,
whose priority is 80);
3. the networking threads have the same priority as
cyclictest;
4. the networking threads have the highest priority in the
system. This include all the priorities ranging from 81
to 99.
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Table 1 summarises the results obtained in the most rele-
vant cases. In particular, it is possible to see that when the
networking threads have priority from 1 to 49 (case 1), the
latencies experienced by cyclictest are smaller than 100µs
but the achieved network throughput is low.
The latencies and throughput measured in case 2 (net-
work threads priorities between 50 and the priorities of the
real-time threads) are basically equivalent to the ones mea-
sured in case 1.
When the networking threads are scheduled at prior-
ity 80, which is the same priority as cyclictest (case
3), the throughput measured by netperf increases to
76Mbps3, but the latency experienced by real-time tasks is
increased by about 50µs.
Further increasing the networking threads priority (case
4) increases the latency, but has no positive effects on the
network throughput.
Unfortunately, the increase in latency is not gradual, so it
is not possible to assign tasks’ priorities to obtain a latency
between 100µs and 140µs; in the same way, it is not pos-
sible to have a fine-grained control on the network through-
put by only playing with priorities. Note that the throughput
obtained by assigning to the IRQ threads priorities smaller
than the real-time tasks priorities is very bad, and these pri-
ority configurations can be hardly considered useful.
The previous experiments show that fixed priority
scheduling does not provide enough flexibility to control
both real-time performance and hardware device throughput
in an effective way. Hence, we argue that more advanced
schedulers should be used for the IRQ threads; since the
load of such tasks is highly variable and unpredictable (be-
ing generated by hardware interrupts which often do not fol-
low any controlled arrival pattern), we believe that a sched-
uler allowing us to reserve a fraction of CPU time to IRQ
threads would be more appropriate for scheduling them.
A first candidate for scheduling IRQ threads is the Com-
pletely Fair Scheduler (CFS) that has been recently intro-
duced in the Linux kernel (and implements a form of Pro-
portional Share scheduling). Unfortunately, some prelimi-
nary experiments seem to indicate that CFS is not yet able
to provide latencies below 200µs (it is not clear if this is due
to the CFS algorithm itself, or to implementation issues).
4 Future Work
This Work-in-Progress only reports preliminary results
(which look very interesting, because they show that IRQ
threads require scheduling algorithms more advanced
than the traditional fixed priority one).
We are currently working on some experiments to check
if CFS can be used to enforce temporal protection be-
3Note that when using 600 bytes-long UDP packets this value is near
to the maximum achievable throughput
tween IRQ threads and real-time applications running in
user space4. We also plan to run some experiments using a
Sporadic Server (which is included in the POSIX standard)
to implement this form of temporal protection.
The temporal protection between tasks can also be ob-
tained by using a reservation-based scheduler such as a
CBS-based one [2]. Our prototype of CBS scheduler for
Linux is compatible with the RT patch, and we are starting
to use it for scheduling IRQ threads. We expect that the flex-
ibility and guarantees provided by this scheduler will allow
us to find a good trade-off between latency and throughput,
but we have no numbers to show yet.
Finally, we plan to confirm the obtained results by using
different interrupt-generating devices (for example, the hard
disk controller) and different workloads.
After collecting a large amount of data through the pre-
viously described experiments, we aim developing a math-
ematical model allowing us to provide real-time and QoS
guarantees by scheduling IRQ threads and to use the exper-
iments results for validating the model.
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Abstract—Feedback control laws have been traditionally
treated as periodic tasks when implemented on digital plat-
forms. Although this approach facilitates the scheduling of
control tasks, it also leads to inefficient implementations. In
this paper we seek to demystify the periodicity assumption in
favour of aperiodic self-triggered implementations of control
tasks. We show that by adopting aperiodic models for control
tasks we can considerably reduce processor utilization while
ensuring stability and desired levels of control performance.
Based on previous work by the authors, a modification of
Cervin and Eker’s control server is proposed to fully exploit
the benefits afforded by aperiodic self-triggered control tasks.
We illustrate the proposed techniques on the control of two jet
engine compressors.
I. INTRODUCTION
Historically, control applications have been developed by
adopting a separation of concerns between control engi-
neering and real-time scheduling: control engineers design
feedback control laws under the assumption that implementa-
tion effects are negligible (zero delays and zero computation
times) while software engineers schedule control tasks by
minimizing jitter and input-output latency in the control loop.
This approach leads to overly conservative designs since the
same period is used for the control task independently of
the processor load and the behavior of the system being
controlled. Moreover, the period is designed in order to
provide performance guarantees under worst case conditions
even if these only rarely occur.
Recently many authors have proposed an integrated
study of control design and real time scheduling. Seto
et al [SLSS96] approach the problem as an optimization
problem, by defining a performance index as a function of
both the sampling frequency and the dynamical response
of the control system. In [AS90], an online modification
of the controller parameters is used to compensate for the
implementation effects. Another solution proposed in [CE00]
uses feedback from the current state of the tasks to improve
the scheduling. Most of this research has been done at the
scheduling stage, assuming periodicity of control tasks and
therefore unnecessarily overconstraining the design. That is,
the starting point for many codesign problems is already
based on far-from-optimal design choices. In contrast, a
first attempt to study self-triggered models for control tasks
was developed in [VFM03], by discretizing the plant; in
[LCHZ07], where the computation of the transition matrix
is required, making the approach inefficient; and in [AT08],
This research was partially supported by the National Science Foundation
EHS award 0712502 and Mutua Madrilen˜a Automovilista.
where the scheduling problem was not addressed. We claim
that the periodicity assumption is not needed, as it leads to
overly conservative designs. This claim is substantiated by
previous work by the authors on the real-time requirements
of control tasks, reviewed in Section III, and by a modifica-
tion of the control server, proposed in this paper, that exploits
the benefits offered by aperiodic self-triggered models for
control tasks.
In addition to advocate the use of aperiodic self-triggered
models for control tasks, our contribution is twofold: a
modification of the control server to utilise the advantages
of the self-triggered model for control tasks; and a particular
choice of interface between the control task and the real-time
scheduler that facilitates the codesign. This interface allows
an online modification of the relative deadlines under over-
load conditions while preserving stability and performance.
We finally illustrate the proposed techniques on the control
of two jet engine compressors.
II. PROBLEM STATEMENT
The starting point is a control system:
x˙ = f(x, u), x ∈ Rn, u ∈ Rm (II.1)
for which a feedback controller:
u = k(x) (II.2)
has been designed, rendering the closed loop system
x˙ = f(x, k(x)) stable. The feedback control law (II.2) is
typically implemented in a digital platform by measuring
the state x at time instant ti, computing u(ti) = k(x(ti)),
and updating the actuator values at time instant ti + ∆i,
where∆i ≥ 0 represents the time elapsed between the sensor
measurement of the state to the update of the actuators.
The problems we are trying to solve can now be posed as
follows.
• How can we adjust deadlines, for control tasks, online
so as to guarantee performance and reduce processor
usage?
• Once deadlines for the control tasks are set, how can
we schedule these tasks in a real-time environment?
• How can we define a simple interface between control
tasks and schedulers that facilitates system codesign?
To tackle these issues, we will explore the real-time require-
ments of control tasks discussed in [Tab07] and reviewed in
the next section.
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III. EVENT-TRIGGERED STABILIZATION
OF LINEAR SYSTEMS
Although the results of this paper apply to nonlinear
systems, we shall review the event-triggered stabilization in
a linear context for simplicity of presentation. In the linear
case, the control system defined in (II.1) becomes:
x˙ = Ax+Bu (III.1)
and is asymptotically stabilized by a linear feedback:
u = Kx (III.2)
The dynamics of the closed loop system under the controller
u = Kx(ti) is given by:
x˙(t) = Ax(t) +BKx(ti)
= (A+BK)x(t) +BKe(t) (III.3)
where the measurement error e is defined by:
t ∈ [ti +∆i, ti+1 +∆i+1[ =⇒ e(t) = x(ti)− x(t)
Since (III.2) is a stabilizing controller, it is well known
from control theory that there exists a Lyapunov function
V satisfying:
V˙ ≤ −a|x|2 + b|x||e| a, b > 0 (III.4)
where |·| denotes the Euclidean norm. If we restrict the error
to satisfy:
b|e| ≤ σ a|x| (III.5)
the dynamics of V is bounded by:
V˙ ≤ (σ − 1)a|x|2
thus guaranteeing that V decreases provided that σ < 1. In
the context of nonlinear systems, equation (III.4) becomes:
V˙ ≤ −α(|x|) + γ(|e|) (III.6)
where α and γ are strictly increasing continuous functions
with α(0) = γ(0) = 0; and (III.5) is replaced by:
γ(|e|) ≤ σα(|x|) (III.7)
to preserve stability of the control loop. Inequality (III.5) can
be enforced by executing the control task whenever:
|e| = σa
b
|x| (III.8)
Every time the control task is executed, the current
state is measured, making x(ti) = x(t) which implies
e(t) = x(ti)− x(t) = 0 and thus enforcing (III.5). Equal-
ity (III.8) generates a sequence of deadlines at which the
control task has to be executed in order to guarantee stability.
This strategy leads to a lower number of executions than
the conservative periodic task model, since the controller is
only updated when it is indeed required. The parameter σ
represents the rate of convergence of the dynamical system
and at the same time it determines how frequently the
controller will be updated. Thus this parameter σ represents
a simple abstraction of the control performance that will
facilitate the codesign.
IV. SELF-TRIGGERED STABILIZATION
OF NONLINEAR SYSTEMS
An event-triggered implementation based on equal-
ity (III.8) would require testing (III.8) frequently. Unless
this testing process is implemented in hardware, one might
run the risk of consuming the processor time freed-up by
using an event-triggered implementation to test (III.8). A
better solution that we propose here is to use the current
measurement of the state to set the next deadline for the
task, that is, a self-triggered control task.
To find the sequence of deadlines {di} described by
equality (III.8) we need to analyze the dynamics of the
control system, that determines the evolution of the ratio
|e|
|x| . The procedure is described in detail in our previous
work [AT08]. Due to space limitations, we briefly summarize
the idea here:
• To derive a self-triggered condition, the relative dead-
lines of a control task should be expressed in terms
of the measured state. At a particular state x(tj), the
relative deadline d(x(tj)) is related to the deadline for
another state d(x(ti)) according to the formula:
d(x(tj)) = χ(x(tj)) · d(x(ti)) (IV.1)
where χ(·) is a function that is determined by the
dynamics of the closed loop system. This equation
allows us to obtain a sequence of relative deadlines once
the initial deadline is known.
• In order to apply equation (IV.1) online, it is necessary
to find a deadline preserving stability for the initial
condition. It was shown in ([Tab07]) that this deadline
can be obtained from the following equation:
τ∗ = α1 + α2 arctan(α3 + σ · α4) (IV.2)
where each αi is a function of the dynamics of the
system (II.1) and the controller (II.2).
• In equation (IV.1), if we let d(x(tj)) be the next relative
deadline dj and d(x(ti)) be the initial deadline τ∗, we
obtain the following self-triggered condition to be used
online:
dj = χ(x(tj)) · τ∗ (IV.3)
Hence the deadlines depend on the current state and
on τ∗, which is in turn a function of σ, the control
performance. The scheduler could modify online the
value of τ∗ to adjust for the processor load or to
optimize global performance.
V. SCHEDULING SELF-TRIGGERED CONTROL TASKS
Most of the current scheduling techniques for control
tasks assume periodicity, and tend to reduce latency and
jitter. When designing controllers, it is difficult to deal
with unknown delays but feasible to account for a constant
input-output latency. One way to achieve this fixed delay
(and to keep it as low as possible) is through the control
server, introduced in [CE03]. Although the control server was
developed for periodic control tasks, here it will be extended
for sporadic tasks: hence we will work with densities rather
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than dealing with utilization factors. We assume at the outset
preemptive EDF scheduling in a uniprocessor system.
A. Schedulability
Two categories of tasks are considered:
• Control tasks Ci, that appear herein as sporadic tasks.
As it was mentioned before in equation (IV.3), the
deadlines are functions of the control performance, and
any value of σ less than 1 guarantees stability. Hence
we can talk about a range [dˆki , d˜
k
i ] of possible deadlines
associated with a range [σˆi, σ˜i] of allowed performance.
Here σˆi represents the desired performance and σ˜i is the
lowest performance allowed (i.e., maximum value of σ).
• Other hard tasks Oi, either periodic or aperiodic.
Each hard task is comprised of a string of jobs
{Jki }k∈K = {J1i , J2i , . . .} with execution times cki , relative
deadlines dki , density β
k
i = c
k
i /d
k
i and instantaneous uti-
lization maxk βki . For the control tasks, instead of a fixed
deadline dki we have the range [dˆ
k
i , d˜
k
i ] and the corresponding
density range [β˜ik, βˆ
i
k]. It is well known that this set of tasks is
schedulable if the total sum of the instantaneous utilizations
is less than 1:∑
Ci
max
k
β˜ki +
∑
Oi
max
k
βki ≤ 1 (V.1)
It is straightforward to check schedulability under this setup
since an upper bound for the density β˜ki is known. To achieve
a fixed latency we resort to the control server, that is briefly
reviewed in the next section.
B. The control server
To reduce the latency, the job of a control task Jki may
be split into several segments {Skij}j∈J = {Ski1, Ski2, . . .}.
Each segment is assigned a relative deadline dkij (or length)
according to:
dkij =
ckij
βki
where ckij is the computation time of segment j. This
assignment of deadlines preserves the density of the job of
the control task while achieving a shorter latency (that is in
fact the length of the corresponding segment).
We extend this concept to reduce even further the latency
of the control tasks: if there is some available time in the
CPU, density βki can be increased in order to decrease d
k
ij ,
as shown in Figure 1. This procedure creates an artificial
segment (Ski3 in the diagram) with an assigned density
βki (since density has to be the same for all segments
of a task), and this spare segment can be alloted to low
priority tasks. More precisely, let the total density of the
task set be Γk =
∑
i β
k
i . Hence the spare density becomes
∆Γk = 1− Γk and it could be split between the n control
tasks to increase their density (and thus reducing the latency).
For instance, if we consider different weights ωi for each of
the n control tasks, the new densities will be given by:
βkinew = β
k
i +
ωi∑
i ωi
∆Γk
Thus the new latencies become dkijnew = c
k
ij/β
k
inew
. This
strategy preserves schedulability while reducing delays in the
control loops. At the same time, the scheduler could modify
online the value of σ in order to allocate more resources for
high priority tasks or to accept new incoming tasks.
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Fig. 1. Reducing latency with the control server
VI. EXAMPLE
To illustrate the benefits of the previous approach, we
consider a computational unit in charge of the control of
two jet engine compressors. The processor is also executing
a (hard) periodic task in addition to several (soft) aperiodic
tasks. A simple FIFO queue handles the soft tasks. The first
step in the analysis consists in the design of the controllers.
We borrow the following model of a jet engine compressor
from [KK95]:
φ˙ = −ψ − 3
2
φ2 − 1
2
φ3
ψ˙ =
1
β2
(φ− φT ) (VI.1)
where φ is the mass flow, β a constant positive parameter, ψ
is the pressure rise and φT corresponds to the throttle mass
flow. A control law φT = g(φ, ψ) is designed to render the
closed loop globally asymptotically stable. The closed loop
equations are:
φ˙ = −1
2
(φ2 + 1)(φ+ y)
y˙ = −(φ2 + 1)y
where we have applied the nonlinear change of coordinates
y = 2φ
2+ψ
φ2+1 . Applying equation (IV.3), we obtain the follow-
ing formula describing the relative deadlines for the control
task:
di+1 =
29φ(ti) + r2
5.36rφ(ti)2 + r2
· τ∗ (VI.2)
where r is the norm of the previously measured
state (φ(ti), y(ti)) and τ∗ ∈ [0.3ms, 9.2ms] (computed
from (IV.2)) to preserve the stability of the system. The
computation time for each control task is 2ms. The operation
region will be a ball of radius 5 centered at the origin.
In order to show the effectiveness of the approach, we
consider 50 different initial conditions equally distributed
along the boundary of the operation region. Let the desired
performance be σ = 0.33 for both systems. This implies
that the relative deadlines generated by equation (VI.2) are
lower bounded by dˆi+1 ≥ 7.63ms, and thus density are upper
bounded by βˆ ≤ 0.26. The hard periodic task has period
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σ periodic self-triggered
0.11 890 119
0.22 506 66
0.33 397 51
TABLE I
NUMBER OF EXECUTIONS OF THE CONTROL TASK FOR TIME = 3S.
Tp = 5ms and computation time Cp = 1ms. We check the
schedulability of this set of tasks:∑
Ci
βki + βper ≤
2
7.63
+
2
7.63
+
1
5
= 0.72
Since we still have some spare density ∆Γ = 0.28, we can
take advantage of the control server properties to reduce the
latency in both control tasks. Density for each task can be
increased in ∆Γ2 = 0.14, leading to a reduction of 34% in
the latency.
In Figures 2 and 3 we compare the behaviour of both
strategies, periodic and self-triggered. To choose a stabilizing
period for our system, we select the worst case relative
deadline obtained from (VI.2) (other procedures could be
applied, leading to similar values). A disturbance is applied
at t = 0.7s to both control systems to check the robustness of
our strategy. Both systems exhibit a similar behaviour for the
state variables for any initial condition (see Figure 2 for one
particular initial condition). Figure 3 shows the evolution of
the input for the control system. At the beginning, both the
periodic and aperiodic use the same relative deadline, but
as the system tends to the equilibrium point the aperiodic
policy increases the time between executions, whereas the
periodic policy keeps updating the controller at the same
rate. The right side of Figure 3 zooms the last part of the
simulation, where the inter-execution times for the aperi-
odic strategy is already 24 times larger than the periodic.
Hence the self-triggered implementation leads to a much
smaller number of executions, while achieving a similar
performance. The number of executions required under the
control server strategy for both implementations are shown
in Table I, for different values of σ (and averaged over all
initial conditions considered): the aperiodic policy executes
the controller nearly 8 less times than the periodic for a
simulation time of 3s. Finally, Figure 4 shows the schedule
for the first second. At the beginning, both control tasks
require more CPU time so the queue with the soft tasks
is always full; then, inter-execution times tend to enlarge as
the system tends to the equilibrium point, giving more CPU
time to the soft tasks. At t = 0.7 the disturbance steers the
system far from the origin, and therefore the CPU reduces the
deadlines accordingly to guarantee the required performance
at the expense of delaying other soft tasks.
REFERENCES
[AS90] P. Albertos and J. Salt. Digital Regulators Redesign with
Irregular Sampling. 11th IFAC World Congress, 1990.
[AT08] A. Anta and P. Tabuada. Self-triggered stabilization of ho-
mogeneous control systems. To appear in American Control
Conference. Available at http://www.ee.ucla.edu/∼adolfo, 2008.
0 0.5 1 1.5 2 2.5 3
−50
−40
−30
−20
−10
0
10
time(s)
φ (self−triggered)
ψ (self−triggered)
φ (periodic)
ψ (periodic)
Fig. 2. Evolution of the states for self-triggered and periodic strategies for
control task 1
0 0.02 0.04 0.06
20
25
30
35
40
45
50
55
60
65
time(s)
2.6 2.7 2.8 2.9
−0.05
−0.045
−0.04
−0.035
−0.03
−0.025
−0.02
time(s)
Periodic time−triggered.
Self−triggered
Fig. 3. Control input for periodic and self-triggered implementation
0 0.2 0.4 0.6 0.8 1
co
n
tro
l t
as
k 
1 
  c
on
tro
l t
as
k 
2 
   
pe
rio
di
c 
ta
sk
   
 q
ue
ue
 s
of
t t
as
ks
   
   
time
Fig. 4. Scheduling of self-triggered control tasks with the control server
[CE00] A. Cervin and J. Eker. Feedback scheduling of control tasks.
Conference on Decision and Control, 2000.
[CE03] A. Cervin and J. Eker. The control server: a computational
model for real-time control tasks. 15th Euromicro Conference
on Real-Time Systems, pages 113–120, 2003.
[CHL+03] A. Cervin, D. Henriksson, B. Lincoln, J. Eker, and K.E. Arzen.
How does control timing affect performance? Control Systems
Magazine, IEEE, 23(3):16–30, 2003.
[KK95] M. Krstic and P.V. Kokotovic. Lean backstepping design for
a jet engine compressor model. Proceedings of the 4th IEEE
Conference on Control Applications, 1995.
[LCHZ07] M. Lemmon, T. Chantem, X. Hu, and M. Zyskowski. On
Self-Triggered Full Information H-infinity Controllers. Hybrid
Systems: Computation and Control, April, 2007.
[SLSS96] D. Seto, JP Lehoczky, L. Sha, and KG Shin. On task schedu-
lability in real-time control systems. 17th IEEE RTSS, 1996.
[Tab07] P. Tabuada. Event-triggered real-time scheduling of stabilizing
control tasks. IEEE TAC, 52(9):1680–1685, 2007.
[VFM03] M. Velasco, J. Fuertes, and P. Marti. The self triggered task
model for real-time control systems. RTSS WIP’03, 2003.
60
Mapping Overlay Networks for Real-Time Applications  
 
Jawwad Shamsi and Monica Brockmeyer 
Wayne State University, Detroit, MI, USA. 
{jshamsi , mbrockmeyer}@wayne.edu 
 
 
Abstract 
 
QoSMap1 is an overlay mapping scheme which is 
highly feasible for real-time applications with stringent 
per-hop requirements. It is built upon two goals: (i) To 
construct overlays that bear high QoS, and (ii) to 
increase resilience against QoS failures. Both the aims 
are critical for real-time applications. In order to 
achieve the first goal, QoSMap considers only direct 
underlay links as an overlay path and promotes paths 
that provide high QoS – where QoS is computed 
according to the user specified criteria. For the second 
goal, QoSMap specifically constructs backup paths 
that meet application constraints.  Each backup path 
consists of an intermediate node and is utilized upon 
the QoS failure of its primary path. We evaluated the 
performance of QoSMap through PlanetLab 
experiments and observed that it successfully achieves 
its goals. 
Keywords: Construction of Real-time Overlay 
Networks, Quality of Service. 
 
1. Introduction 
 
Overlay networks are increasingly used for 
Internet-based distributed systems. A wide variety of 
examples exist such as Bit-torrent [3] for file sharing, 
M-bone [4] for multicast and PlanetLab [2] for 
evaluation platforms. However, the use of overlay 
networks have remained limited for real-time 
applications – largely due to Internet’s inability to 
satisfy timing constraints of real-time application. 
Applications such as collaboration environments, 
distributed gaming and simulation and high 
performance computing require timing guarantees 
which are dissuasive for Internet style best-effort 
communication. 
A major reason for Internet’s inability to be a 
hot-spot for real-time applications is its variable 
communication characteristics. That is, the network 
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characteristics of the Internet paths vary over time. As 
a consequence, the network constraints from the real-
time application that are satisfied initially (during 
overlay formation) may be breached during the 
execution of an application. This may force the real-
time application to halt the operation. In such a 
scenario, the overlay must be reconfigured [9] [5] to 
meet the stringent QoS demands of the real-time 
application. Since overlay reconfiguration is an 
expensive operation, which involves service 
interruption, overlay re-computation and application 
deployment, the allure of Internet based real-time 
overlay remains minimal. 
Another challenge in meeting demands of real-
time applications is that they often have hop-related 
network constraints such as latency and loss rate. For a 
hop-related constraint, the value of the network 
characteristic of an overlay path is aggregated with 
each underlay hop. Thus, each underlay hop in the 
overlay path decreases the quality of the path and 
affects the performance of the application. For such 
applications, it is preferred that a direct path should be 
considered, i.e. a direct link between the source and the 
destination nodes in the underlying network, such that 
the network characteristic related to the QoS constraint 
can be obtained directly from the monitoring service.    
In this paper, we are inspired by the above 
mentioned challenges. To this end, we utilize QoSMap 
– a QoS aware overlay mapping algorithm which is 
highly feasible for real-time applications. QoSMap 
implements two approaches to meet the challenges: 
First, it satisfies the hop-related constraints of an 
application and strives to maximize the QoS by 
providing high quality paths. It only considers 
direct12underlay paths as an end-to-end overlay path. 
Second, in order to extend the lifespan of the overlay 
(a feature desired by real-time applications) and reduce 
the cost and frequency of overlay reconfiguration, 
QoSMap computes supplemental backup routes that 
satisfy the QoS constraints of a real-time application. 
12QoSMap considers a path as direct if the network characteristics are 
available directly from the monitoring service. Similarly, a path is 
considered indirect if the network characteristics are aggregated. 
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Each supplemental path consists of an intermediate 
node and can be utilized upon the QoS failure of its 
primary path.  
  We previously described QoSMap [8] and 
evaluated its performance for an application that has 
constraints of latency and loss rate. This paper is an 
extension of our work in which we evaluate QoSMap 
for a real-time application. We conduct experiments on 
PlanetLab and utilize stringent per-hop QoS 
constraints of upper bound on latency and (the upper 
bound) violations as constraints from the application. 
Both the upper bound and the violations serve as a 
soft-guarantee of synchrony to the application. The 
goal of QoSMap was to provide overlays to the 
applications that can meet these stringent QoS 
constraints which are specific to real-time domain. We 
compared the performance of QoSMap with a simple 
QoS approach which do not specifically constructs 
supplemental paths or maximizes quality and observed 
that QoSMap yields more resilient and high quality 
overlays. 
 
2. The QoSMap Approach 
 
The joining application specifies its desired 
overlay topology and required real-time constraints 
along with their weights. QoSMap combines the 
constraints and their weights to form a metric M which 
specifies the quality of a path.  
QoSMap is focused on meeting two specific 
goals. (i). To select overlay paths that bears high 
quality with respect to application specific criteria, and 
(ii) To increase resilience against QoS failures and 
reduce the cost and frequency of overlay re-
configuration, thereby extending the lifetime23of the 
overlay.  
In order to achieve its first goal, i.e. paths with 
high quality, QoSMap evicts the links that do not meet 
the application constraints. It then prepares a list of 
underlay nodes that fulfill the degree requirements of 
the application, in that only the direct links between 
the underlay nodes are considered. From the filtered 
list, QoSMap maps the direct underlay links as overlay 
paths, while preferring the paths with high quality (M). 
Since a real-time application may have hop-specific 
constraints (such as latency and loss rate) in which the 
overall network characteristic of the path is the 
aggregate of its network characteristic at each hop, the 
consideration of only the direct links (single-hop) 
allows QoSMap to select paths with high quality.  
                                                          
                                                          23 Lifetime of the overlay is the duration from the overlay formation 
to the instant where a QoS failure occurs in the overlay such that it 
must be reconfigured to continue operation.  
For the second goal, i.e. increased resiliency 
against QoS failures, QoSMap builds supplemental 
paths that fulfills the application requirements and can 
be utilized upon the QoS failure of the direct path. For 
each supplemental path, QoSMap selects an 
intermediate node such that the supplemental path 
consists of two hops: from source node to the 
intermediate node and from intermediate node to the 
destination node. To reduce the number of extra nodes 
needed for supplemental routes, QoSMap prefers to 
select an intermediate node which is already included 
in the overlay as a previously mapped node or as an 
intermediary node for some other path. Supplemental 
paths must also satisfy application constraints and bear 
high quality. The detailed algorithm is explained in our 
previous paper [8]. 
The backup path method adopted by QoSMap in 
case of QoS failure is different then the backup path 
approach adopted by RON [1] in many ways. 
Foremost, RON is a fully connected overlay in which 
paths via intermediate nodes already exist. Contrary to 
that, QoSMap specifically constructs backup paths that 
meet QoS demands. In addition, QoSMap utilizes 
backup paths upon QoS failure - a scenario which is 
totally different than the RON’s goal of overcoming 
network outages.  
 
3. Evaluation 
 
In order to evaluate the performance of QoSMap 
under strict real-time requirements, we were motivated 
by PSON (Predictable Service Overlay Networks) [6]. 
The goal of PSON is to provide a communication 
infrastructure which provides bounded 
communication, as well as an estimate of upper bound 
of latency (maximum expected latency) to the 
application. QoSMap has been designed as a 
component of PSON.  In PSON, the bound along each 
path (of the overlay) is constantly updated according to 
the measured latency and loss rate [7] and is 
reflective34of the network characteristics of the path. 
The bound implies an assurance of synchrony (or 
predictability) in communication. Due to the volatile 
nature of the Internet, the bound can only serve as a 
soft guarantee in which it may be violated i.e., latency 
may exceed the bound (before the bound could be 
adjusted). The goal of PSON is to minimize the 
number of violations, while maintaining a low upper 
bound cost (difference between the upper bound and 
the latency).  
 
34A too high or too low bound will affect the performance of the 
application. 
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Figure 1 – Avg. Upper Bound - QoSMap  
 
 
 
Figure 2 – Avg. Upper bound – Simple QoS 
 
 
 
Figure 3 – Avg. Lifetime – QoSMap 
 
 
 
Figure 4 – Avg. Lifetime – Simple QoS 
 
 
Together, the bound and the violations indicate a 
level of synchrony or predictability an application 
receives from the network [6]. Several applications 
such as collaboration environments, distributed gaming 
and simulation and high performance computing can 
benefit from synchrony in order to properly admit a 
solution or exhibit improved performance.  
In order to estimate upper bound on the Internet 
paths, we used SyncProbe [7] to continuously measure 
the bound and the violations across 20 PlanetLab 
nodes for 30 hours. Since each node estimated its 
upper bound to every other node this gave us a set of 
380 paths. While our initial set of paths consist of 380 
paths, we varied the QoS requirements from the 
application such that the resultant set is less-connected, 
after filtering the QoS-incompliant paths. 
We considered five different types of QoS 
requests with varying upper bound acceptability of 
100ms, 150ms, 200ms, 250ms and 300 ms, and fixed 
violation tolerance of 0.05% from the application. The 
weight of upper bound was set to 0.8, whereas the 
weight for violations was set to 0.2. For each level of 
QoS constraints, we considered five different overlay 
topologies: a completely connected overlay, randomly 
connected overlays with 50% and 25% connectivity, a 
tree topology and a ring topology, each having eight 
nodes (the tree topology has seven nodes). Overall, the 
five topology and the five QoS requests combined to 
form 25 different application requests. For each QoS 
request, a failure occurs if any of the mapped paths in 
the overlay exceeds the tolerance level of upper bound 
or violation. At that instant, a supplemental path that 
satisfies the QoS requirements must be used or the 
overlay should be reconfigured. 
For performance comparison with QoSMap, we 
utilize a simple QoS approach which does not 
specifically constructs45supplemental routes through 
intermediate nodes or maximizes QoS.  
We used the collected data about the upper bound 
and violations for the 380 paths to fulfill the 25 QoS 
requests using both the QoSMap and the simple QoS 
schemes. During our experiments we observed that for 
the 100% connected overlay an overlay request cannot 
be fulfilled when the upper bound was 100 ms.  
Following are the observations of our 
experiments related to the two goals of QoSMap, i.e. 
(i) achieving high QoS and (ii) increasing overlay 
lifetime.  
                                                          
45However, in our analysis, we specifically check for the existence of 
supplemental backup paths for simple QoS.  
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Achieving High QoS: For both the QoSMap and 
simple QoS, we computed the average upper bound 
(over all overlay paths) for each of the 25 overlay 
requests. Since the upper bound represents a threshold 
or maximum tolerance level from the application, an 
overlay with low upper bound represents high quality. 
Similarly, an overlay with low rate of violations 
indicates high quality. During our experiments, we 
observed that the upper bound (on latency) for the 
overlays yielded by QoSMap is significantly lower as 
compared to the upper bound for the overlays from the 
simple QoS scheme. Further, the difference in the 
upper bound achieved by the overlays from the two 
schemes increases as the upper bound restrictions are 
relaxed. 
We also noted that under most scenarios, the rate 
of violations achieved by the overlays of the two 
mapping schemes remains similar. That is SyncProbe 
(the upper bound estimation technique of PSON) [7]  
was able to keep a low rate of violations by rapidly 
adjusting the upper bound.  Thus, most of the quality 
achieved was related in keeping low upper bound. 
Figures 1 and 2 illustrate the average upper bound 
achieved by the two mapping schemes.  
Increasing Overlay Lifetime: To compute the lifetime 
of the overlay, we noted the difference in time between 
overlay formation and the instant where a QoS failure 
leads to overlay reconfiguration. We calculated the 
average lifetime of overlays from both the mapping 
schemes and observed that the existence of a large 
number of backup paths in the overlays from QoSMap 
averted the need for overlay configuration and 
increased the lifetime of the overlay. In comparison, 
overlays from the simple QoS experienced frequent 
QoS failures and a large number of reconfigurations. 
Thus, the average lifetime of the overlays from simple 
QoS was significantly lower than the average lifetime 
of the overlays from QoSMap. Figure 3 and figure 4 
illustrate the results.    
We also computed the cost of the resilience, 
which is computed as the number of extra nodes 
needed to achieve high resilience against QoS failures. 
While, the cost is zero for the simple QoS scheme as it 
does not constructs supplemental paths, the QoSMap 
approach requires intermediate nodes in order to 
construct backup paths. We observed that QoSMap 
was able to keep a low cost of resilience by utilizing 
nodes that are already included in the overlay. On 
average, the number of nodes needed by QoSMap 
varied from 0 to 1.5.        
4. Conclusion and Future Work 
 
We compared the performance of QoSMap with a 
simple QoS approach, under strict requirements of 
upper bound and violations. Our results indicate that 
the overlays yielded by QoSMap can be successfully 
used for real-time applications. The consideration of 
only the direct paths that promote high quality, allows 
QoSMap to meet the constraints of a real-time 
application and obtain high QoS, whereas the 
provision of backup paths increases the resilience 
against QoS failures and reduces the cost of service 
interruption and overlay reconfiguration.   
Under some scenarios, a path with an 
intermediate node may provide higher quality as 
compared to the direct path. Paths with one 
intermediate node might also be useful, if the degree 
requirements of a node cannot be fulfilled through 
direct paths. At present, we are extending the 
algorithm to consider direct as well as indirect paths 
(with limited number of hops) to map the primary 
overlay paths. Such a consideration would permit a 
more cohesive approach in attaining high quality and 
meeting application requirements.   
As a part of our future work, we will integrate 
QoSMap as an overlay construction mechanism for 
PSON [6]. We plan to deploy PSON as a service on a 
wide area platform (such as PlanetLab) and use it to 
construct overlays with more predictable and 
synchronous behavior.  
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Abstract
While design automation for hardware systems is quite
advanced, this is not the case for practical embedded sys-
tems. The current state-of-the-art is to use a software mod-
eling environment and integrated development environment
for code development and debugging, but these rarely in-
clude the sort of automatic synthesis and verification ca-
pabilities available in the VLSI domain. This paper intro-
duces concepts, elements, and some early prototypes for an
envisioned suite of tools for the development of embedded
software that integrates verification steps into the overall
process.
1. Introduction
Embedded software often operates in environments crit-
ical to human life and subject to our direct expectations.
We assume that a handheld MP3 player will perform reli-
ably, or that the unseen aircraft control system aboard our
flight will function safely and correctly. Embedded envi-
ronments require far more care than provided by the cur-
rent best practices in software development. Often formal
verification and system certification are required to insure
correct behavior and conformance to legal standards. Em-
bedded systems design challenges are well-documented [4],
but industrial practice still falls short of these expectations.
Consider one style of modern development practice:
graphical modeling and simulation tools (e.g. Mathworks’
Simulink/Stateflow or National Instruments’ Matrix-X) rep-
resent physical systems and engineering designs using
block diagram notations for dataflows or state models. De-
sign work revolves around simulation and test cases, with
code generation following once the design is considered
complete. Such methods frequently ignore software engi-
neering constraints on the design and neglect issues that
arise from embedded platform choices. At early stages of
the design, often the platform is vaguely specified to the
engineers as a set of possible tradeoffs, with incomplete de-
tails regarding actual platform function and performance.
Similarly, another development style uses UML (or sim-
ilar) tools to capture software engineering concepts such as
components, interactions, timing, fault handling, and de-
ployment. These workflows focus on source code creation
and management followed by testing and debugging on tar-
get hardware. In this case the physical and environmental
constraints are not represented by the tools. At best such
constraints may be provided informally as notes or docu-
mentation to developers and may remain poorly understood.
The interplay between these two prevalent development
styles creates problems. Designers lack tools to model the
interactions between the hardware, software, and the envi-
ronment. For example, software generated from a carefully
simulated functional dataflow model may fail to perform
correctly when its functions are distributed over a shared
network of processing nodes. Neither style of development
supports comprehensive verification of certification require-
ments. To move towards a solution to these problems, we
propose a suite of tools that address many of these chal-
lenges. Currently under development at Vanderbilt’s Insti-
tute for Software Integrated Systems (ISIS), these tools use
domain-specific modeling languages (DSMLs) to integrate
the disparate aspects of an embedded systems design.
The tool suite described here is built on the concept of
platform-based design [8], and is shown conceptually in
Figure 1. Componentization and higher-level services en-
able the designer to build correct systems from validated
components. Additionally, if the DSMLs used in tool in-
tegration have formally defined behavioral semantics and
well-defined models of computation (MoCs) for compo-
nent interactions [7], system properties and models can be
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Figure 1. Existing elements of the tool suite.
expressed formally and verified with appropriate external
tools. In the sequel we briefly describe the current state of
the tool suite and conclude with a discussion of the direction
of our future goals.
2. Elements of the Tool Suite
The domain of choice for this research is that of dis-
tributed and embedded control systems. Accordingly, the
formal MoC chosen is that of the Time-Triggered Architec-
ture (TTA) [6]. Time-triggered systems provide a number of
essential guarantees for safety-critical control systems de-
signs. In particular, the TTA provides precise timing for
periodic tasks, distributed fault-tolerance, and replica deter-
minism in redundant configurations. These basic guarantees
and their implementations constitute some of the impor-
tant high-level component services needed for our platform-
based designs.
2.1. Software architecture specification
Simulink/Stateflow (SL/SF) models can be imported into
a well-defined modeling format that allows for analysis, ex-
tension, and code generation. Graphical modeling tools can
read these models and perform software engineering design
tasks. The SL/SF models are embedded in software com-
ponents with well-defined interfaces, and then mapped to
well-defined distributed hardware models.
2.2. Code generation
Model transfomations [3] can convert imported SL/SF
models into a model representing an abstract syntax tree
(AST) for C code fragments. Interpreters for the new AST
model can create code or directly perform simple static
analyses such as checking variable initializations. Gener-
ated C code is generic – the tools currently support execu-
tion on a hardware implementation of the TTA (hardware
available from TTTech[2]) or on a time-triggered virtual
machine (VM) running on Linux (described below).
2.3. Scheduling
Resource allocation in the TTA is controlled by a pre-
generated cyclic schedule created from task specifications
and their communication dependencies. We have created a
simple schedule generation tool that uses the Gecode finite-
domain constraint programming library to search for cyclic
schedules that meet the specifications. Constraint models
are an extension of earlier work in this area [9].
2.4. Modeling the execution platform
The chosen time-triggered model of computation has
been formalized using the DEVS formalism (Figure 2) and
simulated using the DEVS++ simulator [5]. Simulation re-
sults for a time-triggered triple modular redundancy experi-
ment were consistent with observed performance of a time-
triggered implementation [10].
2.5. Implementation of the execution plat-
form
In addition to tests on available time-triggered hard-
ware, we have developed a portable time-triggered VM run-
ning on a networked cluster of processors running standard
Linux. The portability of the VM allows the direct explo-
ration of the capabilities and limitations of the services pro-
vided by the underlying operating system, and the effects of
those limitations on the guarantees provided by the chosen
MoC [10].
3. Future work
As this research effort is a work in progress, we conclude
with a brief summary of the next steps and future objectives
for each of the tools presented. We must keep in mind the fi-
nal goal of verifiable and certifiable software for embedded
systems. This section contains forward-looking statements.
3.1. Software architecture specification
The chief limitation of our software architecture tools is
the one-way design flow from the SL/SF design, through
componentization, down to the final code. We aim to im-
prove the ability to send design information back to the ear-
lier stages of the design as neeeded. For example, platform-
specific simulations may indicate that jitter or quantization
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Figure 2. DEVS models for time-triggered vir-
tual machine
effects will impact the initial assumptions of a control de-
sign. Representing that data to control designers in a mean-
ingful way will allow design changes without excessive
workflow iterations. Schedulability is another area where
downstream software design tools can provide meaningful
feedback to the original design engineers.
3.2. Code generation
The abstract model in the code generator opens the door
for a number of potential static analysis and verification op-
portunities. The current toolchain includes two code gen-
erators that produce C (and Java) source code from (single-
rate) subsystems in Simulink and Stateflow models. The
code generators have been implemented using graph trans-
formation techniques, and they produce an AST from which
the actual code is printed. To assist in system-level or func-
tional code verification the AST could be extended to carry
over information from the original model, thus providing
guidance for the source code-level verification tool regard-
ing the original model from which the code was generated
and its properties. We believe this can significantly improve
the performance of the verification step because the verifier
does not have to reverse engineer the high-level abstractions
from the source code, as the abstractions are readily avail-
able in the models.
3.3. Scheduling
We aim to expand the scheduling tools to include spe-
cific time-triggered models. One simple example is that of
adding constraints to support the requirements of the TT-
Tech TTP/C hardware. Another avenue for research is the
exploration of interactions between the resource allocation
model (via schedules) with other system objectives which
can be modeled by constraint or optimization problems in
other domains (such as continuous stability in the control
design).
3.4. Extending the modeling of the execu-
tion platform
The formal DEVS model is a big step towards provid-
ing guaranteed safety and performance in time-triggered
control system designs. DEVS also supports pure event-
triggered behaviors in addtion to timed models. Experimen-
tation with this capability will hopefully lead to a better un-
derstanding of the limitations of heterogeneous component
interactions in our system designs.
Platform simulation also opens up opportunities for ex-
ploration. The TrueTime tool suite from Lund University
[1] extends Simulink models with concepts for modeling
distributed platforms, scheduling policies, and communi-
cation protocols. TrueTime promises to help characterize
behavioral changes due to the distribution of functionality
over networked processors.
3.5. Extending the capabilities of the exe-
cution platform
As the capabilities of the formal models expand, we
aim to extend our portable VM implementation to manage
heterogeneous behaviors. The VM will also be ported to
other operating platforms, including diverse hardware and
RTOSes such as QNX and uC-OS. Different platforms pro-
vide different levels of assurance regarding timing, deter-
minism, and resource management. These differences will
need to be reflected in the models. New features may also be
added to the VM as required to support interaction idioms
such as remote procedure calls or rendezvous. We may also
require additional component services such as health mon-
itoring, fault management, robust clock synchronization, or
failover.
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Abstract
Real-time applications typically have to satisfy high de-
pendability requirements and require fault tolerance in both
value and time domains. A widely used approach to en-
sure fault tolerance in dependable systems is the N-modular
redundancy (NMR) which typically uses a majority voting
mechanism. However, NMR primarily focuses on produc-
ing the correct value, without taking into account the time
dimension. In this paper, we propose a new approach, Vot-
ing on Time and Value (VTV), applicable to real-time sys-
tems, which extends the modular redundancy approach by
explicitly considering both value and timing failures, such
that correct value is produced at correct time, under speci-
fied assumptions. We illustrate the proposed approach by an
algorithm applicable for triple modular redundancy (TMR).
1. Introduction
Most real-time applications typically have to satisfy high
dependability requirements due to their interactions and
possible impacts on the environment. Ensuring dependable
performance of such systems typically involves both fault
prevention and fault tolerance approaches in their design.
Usage of redundancy is the key for achieving fault toler-
ance and it has been employed successfully in the physi-
cal, temporal, information and analytical domains of a large
number of critical applications. Static techniques such as
N-modular redundancy (NMR) have been used in safety
and mission critical applications, most often in the well-
known form of triple-modular redundancy (TMR), where
three nodes are used for replication [9]. The key attraction
of this approach lies in its low overhead and fault masking
abilities, without the need for backward recovery. The dis-
advantages include the cost of redundancy and single point
failure mode of the voter. Traditionally, voters are con-
structed as simple electronic circuits so that a very high reli-
ability can be achieved. Usage of triplicated voters has been
∗This work was partially supported by the Swedish Foundation for
Strategic Research via the strategic research centre PROGRESS.
employed to take care of the single-point failure mode in
case of highly critical systems [8]. Surveys and taxonomies
on several voting strategies have been presented [7, 5].
Replicated nodes’ output delivery times can vary due to
several factors, such as clock drifts, node failures, process-
ing and scheduling variations at node level, as well as com-
munication delays. Most of the existing voting strategies,
however, focus solely on masking value failures by assum-
ing that the system is tightly synchronized, as presented in
[6]. On the other hand, loosely synchronized systems may
be an attractive alternative due to, e.g., low overheads, re-
quiring, however, specifically designed asynchronous vot-
ing algorithms to compensate for the timing variations.
A simple approach towards tolerating both value and
timing failures in a replica using the NMR approach could
be adding time stamps to the replica outputs. Then, major-
ity voting on time stamp values could detect possible timing
anomalies of the nodes, under the unrealistic assumptions
that the communication is ideal and nodes never halt. More-
over, this approach is unable to mask late timing failures.
Shin and Dolter [11] proposed two voting techniques
applicable to real-time systems, relaxing the tight syn-
chronization requirements, viz., Quorum Majority Voting
(QMV) and Compare Majority Voting (CMV). QMV per-
forms majority voting among the received values as soon as
2n+1 out of 3n+1 replicas deliver their outputs to the voter,
thus, guaranteeing detection of majority of non-faulty val-
ues even in the case n replicas fail. CMV masks failures of
n out of 2n+1 replicas as in basic majority voting. The main
difference is that in CMV the output is delivered as soon as
a majority consisting of identical values has been received,
i.e., without waiting for the rest of the replicas. Both QMV
and CMV provide outputs within a bounded time interval,
as long as the assumptions regarding the maximum number
of failures hold. However, QMV and CMV are unable to
detect assumption violations in the time domain.
In this paper, we propose a novel approach, Voting on
Time and Value (VTV), which performs majority voting in
both time and value domains. Our approach enhances the
fault tolerance abilities of NMR by restricting the replica
outputs to be both correct in value, and delivered within a
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specified admissible time interval, under specified assump-
tions. Furthermore, our approach is able to detect assump-
tion violations in time domain.
The rest of the paper is organized as follows: In Section
2 we present the system model and the assumptions used in
this paper. Section 3 describes our approach, illustrates it
by an instantiation to a system using triplicated nodes. We
conclude the paper in Section 4 outlining the on-going and
future work.
2. System Model
In this paper, we assume a distributed real-time system,
where each critical node is replicated for fault tolerance, and
replica outputs are voted to ensure correctness in both value
and time. For the sake of readability, in the rest of the paper,
we denote the ith replica of a node N byNi. The output de-
livered by Ni, is specified by two domain parameters, viz.,
value and time [1, 10, 3]:
Specified output for Ni = < v∗i , t
∗
i ,∆v,∆t >
where v∗i is the correct value, t
∗
i is the correct time point
when the output should be delivered, [v∗i − ∆v, v∗i + ∆v]
is the admissible value range and [t∗i −∆t, t∗i + ∆t] is the
admissible time interval for output delivery as per the real-
time system specifications.
An output delivered by Ni is denoted as:
Delivered output from Ni = < vi, ti >
where vi is the value and ti is the time point at which the
value was delivered.
We define the output generated by replica Ni as incor-
rect in value domain if vi < v∗i − ∆v or vi > v∗i + ∆v ,
and incorrect in time domain if ti < t∗i −∆t (early timing
failure), or if ti > t∗i +∆T (late timing failure).
Assumptions: Our approach relies on the following set of
assumptions (to a large extent based on [4]):
1. non-faulty nodes produce values within a specified ad-
missible range and within a specified time interval af-
ter each computation block
2. replica outputs with incorrect values do not form ma-
jority
3. incorrectly timed replica outputs do not form majority
4. a maximum permissible drift δ from the global time
is specified and ensured by infrequent synchronization
(which is significantly less costly than tight synchro-
nization)
5. the voter does not fail.
3. Voting on Time and Value (VTV)
In this section we present our novel voting strategy that
explicitly considers failures in both time and value domains.
As a consequence of assumption 5, in the worst case, the
maximum deviation between any two replica outputs is 2δ.
Hence, in VTV approach, agreement in the time domain
is reached when a majority of replicas deliver their outputs
within this derived time interval of 2δ (referred to as feasi-
ble window henceforth). If a node has n replicas, then at
leastm = dn+12 e outputs from these replicas need to match
for establishing majority. The number of groups withm se-
quential replica outputs within n replica outputs is n−m+1.
Since the majority in time domain can be formed by any of
these groups, a separate feasible window needs to be ini-
tiated upon receiving each of first n − m + 1 replica out-
puts. We keep track of the feasible windows by using sim-
ple countdown timers. Once an agreement in time domain
is obtained, then values are voted. If an agreement in value
domain is not obtained for a particular feasible window, the
process continues with subsequent feasible windows, until
a majority in time and an agreement in value can be formed,
or an assumption violation is detected.
Output from Ni
valid invalid validity
time domain
voting
timely
correct/incorrect value domain
early
correct/incorrect
late
correct/incorrect
or
Figure 1. Replica output flow through voter
Depending on the real-time application characteristics, a
value produced by a node may be considered valid or in-
valid for the purpose of voting, in case it is produced early.
An illustration of replica output flow through the voter is
given in Figure 1. An issue is the choice of the set of valid
values to be used in the voting mechanism, i.e., all received
values vs. all timely received values. We illustrate this vot-
ing dilemma by using the scenario described in Figure 2.
Let us assume, e.g., an airbag control system where a sen-
sor is replicated in five different nodes and produces one out
of two values periodically, e.g., value a in case of a collision
detection and value b otherwise. If a collision is detected at
a time t ≤ t1 let us assume that the airbag has to inflate
within a time interval [tstart, tend], where t2 < tstart ≤ t3
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and t5 ≤ tend. In our example, the first two values are
detected as early and the last three are identified as timely.
However, in this case, an early value has to be taken into
consideration in the voting since an early collision detection
is still a valid output with respect to the value domain. Thus,
the output has to be voted upon receiving the last value at
time t5, among all values, i.e., a, a, a, b, and b, resulting
in an output a at time (t5 + ) (where  is the time required
for the voting and is assumed to be negligible in this paper
for simplifying the presentation).
On the other hand, let us assume that the same Figure 2
illustrating an altitude measurement sensor in an airplane,
replicated by five nodes to read and output the altitude pe-
riodically to the voter, where data freshness may be a more
desirable aspect. As the correct window of time for the
output is the same as described in the previous example,
the only relevant values to be taken into consideration by
the voter are a, b, and b corresponding to the time points
t3, t4, and t5 respectively. Hence, the output produced at
time (t5 + ) is b.
N1
N2
N3 Voter
N4
N5
TIME
δ δ δ
a
a
a
b
b
a/b?
t1 t2 t3 t4 t5
Figure 2. Voting dilemma
Upon finding a feasible window, if a majority in value
domain is obtained with all the values received so far, the
voter delivers the majority value without waiting for the rest
of the replicas. Otherwise, either a majority in value do-
main, receipt of all replica outputs, or the end of the feasible
window is waited for, whichever comes first. If a majority
in value domain is obtained while waiting, it is delivered as
the correct output. The decision on whether the early gen-
erated replica outputs are involved in value voting or not
results in two cases at this point:
Case 1 Early and timely outputs are considered valid. If
the end of the feasible window is reached with a major-
ity among the received values, it is delivered as correct
output.
Case 2 Only timely outputs are considered valid. If the
end of the feasible window is reached with a major-
ity among the timely received values, it is delivered as
correct output.
If the end of the feasible window is reached without an
agreement in value domain, the process continues with a
subsequent feasible window. If the last feasible window is
reached, or all replica outputs are received without reaching
an agreement on the values, disagreement is signalled to the
rest of the system.
3.1 VTV in TMR
In this section, we present an instantiation of our ap-
proach to triple modular redundancy which can tolerate sin-
gle node failures in value domain, time domain or both (Al-
gorithm 1). In this example, we assume early timing failures
as invalid for the purpose of voting. However, the validity
of such values can be easily tuned in the algorithm.
Majority in time domain is achieved if at least two val-
ues are delivered to the voter within a time interval less than
or equal to 2δ, since this is the maximum deviation in time
among all the values as long as there is no failure. Major-
ity in value domain is formed if at least two of the timely
outputs have the same value.
The algorithm signals disagreement in case majority
condition is not satisfied in any of the domains, thus en-
abling a fail-safe or fail-stop behavior of the system.
The replicated nodes’ output values are stored in local
variables V1, V2 and V3. Values are assigned to these vari-
ables in the order of receiving inputs from the nodes (i.e.,
the first received value is stored in V1, the second one in
V2 and the last one in V3). Two countdown timers, C1 and
C2, initially set to 2δ, are used to keep track of feasible win-
dows in order to identify majority in time domain.
The algorithm waits for the first node output to be de-
livered and then starts C1. It continues by waiting for the
second node output and starts C2 upon its arrival. If both
values have arrived before C1 expires, and have matching
values, the voter will output the correct value. Otherwise
we have two cases:
Case 1 C1 has not reached zero, but the values V1 and V2
do not match. In this case, the algorithm waits for V3
until C1 reaches zero. If the third value arrives be-
fore C1 reaches zero and matches either V1 or V2, the
algorithm outputs the matching value since all values
are timely and there is an agreed value. In case of as-
sumption violation, i.e., there exists no replica output
pair matching in value domain, the algorithm signals
disagreement. If the third value does not arrive before
C1 reaches zero, the algorithm waits for V3 until C2
reaches zero. If V3 is received and matches V2 before
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Algorithm 1: VTV
input : v1, v2, v3 = NULL
output: vout or indication of disagreement
/* Inputs are ordered wrt reception */
/* Voting in value domain is performed
among timely received values */
C1, C2 ← 2δ ; // countdown timers1
while v1 = NULL do wait;2
start C1;3
while v2 = NULL do wait;4
start C2;5
if C1 > 0 then6
if v1 = v2 then7
output v1;8
else9
while C1 > 0 and v3 = NULL do wait;10
if C1 > 0 and (v3 = v1 or v3 = v2) then11
output v3;12
else if v3 <> NULL then13
signal disagreement;14
else15
while C2 > 0 and v3 = NULL do wait ;16
if v3 = v2 then17
output v3;18
else19
signal disagreement;20
end21
end22
end23
else if C2 > 0 then24
while C2 > 0 and v3 = NULL do wait;25
if v3 = v2 then26
output v3;27
else28
signal disagreement;29
end30
else31
signal disagreement;32
end33
C2 reaches zero, the algorithm outputs the matching
value. Otherwise the algorithm signals disagreement.
Case 2 C1 has reached zero. In this case, V1 is consid-
ered invalid, and the algorithm waits for V3 until C2
reaches zero, as only a match between V2 and V3 may
result in an agreement. If the values do not match or
V3 has not been received at all, the algorithm signals
disagreement.
4. Conclusions
In this paper we have presented a new voting strategy
called Voting on Value and Time (VTV) for redundant sys-
tems, to explicitly consider both value and timing failures
for achieving fault tolerance in real-time applications. Un-
der specified failure assumptions, our method is capable of
producing the correct output as well as identifying the cor-
rect window of time in which the output has to be delivered.
We have presented an algorithm for the particular case
where one output is replicated in three different nodes, and
illustrated the basic idea on how we perform the voting in
both value and time domain.
Our ongoing research indicates that VTV, when used in
the general case to mask arbitrary number of value and tim-
ing failures, is cost-effective in comparison with the number
of nodes required by majority voting in NMR. The main
reason is that, in our approach, a non-faulty node can be
successfully used to mask both a value and a timing failure
in the voting procedure.
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Abstract
Tremendous theoretical research efforts have been made
in the past decade to address the stringent real-time con-
straints and soaring power consumption challenges in em-
bedded systems. However, the experimental work that can
validate and evaluate the applicability and effectiveness of
these theoretical results is very limited, largely due to the
lengthy and challenging process in the design and devel-
opment of the experiment infrastructure. In this paper, we
present a general experimental model using Linux and a
commercial off-the-shelf embedded platform as a proving-
ground for real-time scheduling algorithms with a specific
focus on techniques that take advantage of the dynamic volt-
age scaling (DVS) capabilities of modern processors. With
this model, system designers have the capability to plug
in arbitrary real-time schedulers easily into the kernel and
run real-time tasks at the user level applying the desired
scheduling techniques. Three well-known priority-driven
real-time scheduling algorithms are implemented to study
the capability and potential of this model.
1 Introduction
Currently there is a strong correlation between real-time
devices and embedded devices in today’s marketplace. Em-
bedded technologies have enjoyed increased computational
performance from more advanced microprocessors, but in
contrast, less impressive improvements in energy capacity
from mobile power supplies. This increasing gap has led
to an increased desire in energy efficient computing to pro-
long battery life. Also, the advantages from energy-efficient
computing can transcend mobile devices, with improved en-
ergy efficiency also comes improved thermal performance,
∗This work is supported in part by NSF under Career Award CNS-
0545913.
a benefit for all high-performance devices. In this manner, it
is easy to see that as the industry continues the natural pro-
gression of increasing computational power, power-aware
scheduling algorithms will only become more relevant in
more areas of computing.
The theoretical foundation for power-aware scheduling
is very extensive (e.g. see [9]). While simulation is strong
for showing trends in an algorithm’s performance relative
to a baseline or some other benchmark, a simulation is only
as good as the system model it is designed to emulate. Due
to the complexity of hardware devices today, behavior may
arise on a hardware system that is unaccounted for in a
simulation model that is important enough to give insight
into modifications that improve upon ideal algorithms. In
contrast to simulations, experimental evaluation allows us
to strip away the idealized environment and see real-world
performance that takes into account any important details
that may not have been considered in theoretic models. The
cornerstone of this type of analysis is that it allows us to
place our algorithms and research in an active environment
so that we can study the performance and identify possi-
ble physical factors that cause our results to deviate from
expectations. Through this we gain a better understanding
of the environment, and can increase performance and im-
prove our models.
It is therefore our goal to develop a general purpose,
power-aware, real-time testing environment based on com-
mercial off-the-shelf hardware to be used for evaluation of
a large range of scheduling algorithms. Work done in this
field involve varied platforms ranging from non-embedded
generalized hardware to custom designed devices. Due to
the popularity of the i386 instruction set, the general per-
sonal computing platform has been very popular for eval-
uating algorithms, such as Pillai and Shin’s validation of
novel DVS algorithms [20]. While at the other end of
the spectrum, analysis has been done on custom embedded
designs such as the IBM PPC 405LP by Anantaraman et.
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al. [4], or the fully custom Low-Power StrongARM (LART)
used by Pouwelse [21]. These custom solutions offer advan-
tages over more commercially available embedded systems
with respect to real-time operation; however, since the avail-
ability of these devices is limited, a general platform is bet-
ter suited to be based on hardware more easily obtainable.
The middle ground offers what can seem to be the worst of
both worlds, lacking the optimized performance of custom
designs with less popular instruction sets than the general
i386, that do not readily support a large library of applica-
tions. However this middle area of off-the-shelf hardware is
the most popular and readily available of embedded devices,
hence the name. Rajkumar et al. has developed a LinuxRK
operating system on these commercial devices, specifically
the Compaq iPaq and ADS BitsyX [22], and we seek to take
another step further in generality within this commercial en-
vironment.
In this paper, we propose a general framework to develop
a test environment where various power-aware real-time
scheduling algorithms can be easily compared and validated
on equal footing, while taking into consideration that inte-
grating a new scheduler into an existing operating system
is non-trivial. Essentially we offer a Linux kernel for users
to hot-swap any scheduling algorithm desired. Alongside
this in user space real-time tasks are issued and ’elevated’
to real-time through new system calls into the kernel. Based
on our framework, we develop a test environment based on a
widely available, commercial off-the-shelf embedded plat-
form, i.e. the ARM based BitsyXb running Linux 2.6.17.
We further implement three popular real-time scheduling
algorithms: the rate monotonic scheduler (RMS), earliest
deadline first (EDF) scheduler, and Yao’s optimal offline
EDF derivative [29] (henceforth referred to as lowest-power
earliest deadline first LPEDF), to study the capability, lim-
itations, and potential of this platform in more general ex-
perimental study.
The structure of the paper is as follows, we introduce our
framework in Section 2), followed by our experiments and
results (Section 3) and a short summary (Section 4).
2 The General Framework
The general framework is built upon the existing 2.6
Linux kernel. We choose Linux for its generality and flex-
ibility. Extremely flexible, open source, operating systems
like RTAI [11], Xenomai [12], and eCOS [1] allow for a
very comfortable manipulation of pre-existing source, how-
ever have a much stronger compatibility with i386 desk-
top/laptop platforms than with low-power embedded de-
vices. Conversely, commercial operating systems like Mon-
taVista Linux [3] along with the proprietary Microsoft Win-
dows CE have varying degrees of flexibility concerning
source code manipulation, none of which supported to the
Figure 1. Our Linux Model Overview.
degree of the open source community projects.
Figure 1 is an overview of our model, and highlights the
generality goal mentioned earlier. Within our design, all of
the interfaces to hardware, noted in the figure as the Hard-
ware Abstraction Layer (HAL), are maintained identically
to the standard kernel implementation.
At the kernel space, the task struct structure used to
identify processes is amended to hold pertinent real-time
information that separates between real-time processes and
ordinary processes. A system call, i.e. promote to rt(),
is also defined that allows a user to pass in a process to
be associated as a real-time process with sufficient param-
eters. Users can define all of their required scheduling al-
gorithms in the kernel scheduler, sched.c, and referring to
a unique algorithm by means of defining a real-time policy
in sched.h. In this manner, users will be able to use mul-
tiple scheduling algorithms concurrently, in a similar man-
ner to the preestablished method in Linux. Modifications
are also made to the scheduler to natively include frequency
scaling functions from cpufreq.c to be utilized in DVS
algorithms.
Within the user space, we implemented utilities to gen-
erate periodic/aperiodic process and allow process elevation
to real-time execution, as well as verification for task dead-
lines. The periodic real-time task model is supported by a
governing process that accepts a function or process to be
elevated to a real-time task at a specified arrival, with an ad-
ditionally specified period and deadline, we refer to this as
the Task Issuer in Figure 1. Furthermore, this governing
process also can be used for profiling purposes to determine
a worst-case execution bound, should a particular schedul-
ing algorithm need this information. With an established
kernel and user space design as well as interfacing, the over-
all development cycle using the testbed can be described as
shown in Figure 2.
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Figure 2. The Experimental Flow Overview.
3 Implementation and Experiments
The hardware platform chosen for this study is a com-
mercial platform based on the Intel XScale PXA270 micro-
processor, the ADS BitsyXb [25]. This device was cho-
sen primarily due to the popularity of the ARM architec-
ture in embedded devices today [5] in conjunction with the
aggressive DVS capability of the PXA270. The PXA270
frequency is based off of a 13MHz system clock, and in
terms of DVS, has five voltage/frequency steppings between
a lower bound of 104MHz to an upper bound of 520MHz
at 104MHz intervals. In addition, through correspondence
with the manufacturer we were able to determine a refer-
ence point for the processor’s variable voltage, and a series
resistor for current measurement through our DAQ [10] and
therefore isolate the power consumption and energy usage
for the processor specifically.
We take three scheduling algorithms inside of our model
for use in testing the power consumption on the hardware
platform. The selected algorithms are the classical rate
monotonic scheduler [16] (RMS), earliest deadline first [16]
(EDF) formalized by Liu and Layland, and the offline
power-optimal scheduler LPEDF [29]. The LPEDF algo-
rithm was chosen to highlight a best effort energy savings
by the platform, which would provide a bound for online
algorithms, should the designer decide to investigate fur-
ther. Experiments were done using periodic task sets with
a workload consisting of a high complexity, but very deter-
ministic, operation, in this case: the matrix multiplication.
This was done to provide LPEDF with WCET values with
very little profiling required.
We first evaluate the platform’s capability in certain ar-
eas through profiling. This includes two key areas of perfor-
mance, namely, on average how long the platform requires
to perform a context switch, and how long the platform re-
quires to perform a frequency change. Through our exper-
iments, we observed that the context switches increases as
Taski Period Deadline WCET
T1 1800 1300 720
T2 2400 1200 180
T3 3600 3000 180
Table 1. Task set for power evaluations (all
units in ms).
Figure 3. LPEDF speed/voltage schedule
(horizontal axis in ms. The vertical axis de-
notes the relative processor speeds with ’1’
the maximal working frequencyi.e. 520Mhz).
processor speed decreases, with a definite bound near 4ms.
This verify the claims mentioned in [13] as to the impact
preemption can pose on system overhead. While Kim [13]
argues that as the frequency decreases the number of pre-
emptions will increase, we show also that the time required
to handle these preemptions increases. Regarding to the fre-
quency transition latency, i.e. the time required to change
the processor frequency from one value to another, we have
observed an interesting phenomenon wherein transitions to
higher clock frequencies tend to take longer amounts of
time, no mater what the original clock frequency is. The
worst transition occurs at the highest frequency setting, and
is bounded approximately at 230ms.
Next we tested our experimental model with a periodic
task sets. For our evaluation we would like to choose a task
set that produces a non-trivial result for LPEDF to show a
reasonable expectation for power/energy performance. To
do so, we must consider task sets where the deadline is not
equal to the period, and have a fair discrepancy between the
tasks in terms of workload of each individual task. Given
these criteria, we use the the task set in Table 1 for our eval-
uation. After profiling the execution times at the lowest op-
erating frequency, we determined matrices of size 91x91 to
provide an accurate workload for the 720ms requirement of
T1 and a 72x72 multiplication similarly for T2 and T3.
Using our task set, the LPEDF speed/voltage schedule
is sketched in Figure 3, with the grey area indicating the
speed schedule adjusted to the BitsyXb’s valid frequencies.
Figure 4 shows the processor’s core voltage throughout the
execution of the task set for each algorithm, with samples
taken at 10 Hz. Our experimental results in Figure 4 concur
with the model’s expected voltage schedule (Figure 3). Ta-
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Figure 4. Processor voltage during operation.
LPEDF EDF RMS
1.9998 0.9796 1
Table 2. Energy savings, normalized to RMS.
ble 2 surmises the total energy savings for the interval, with
LPEDF gaining nearly a two-fold relative energy savings
over RMS. As expected, RMS and EDF perform similarly,
since their voltage remains unchanged for the duration.
4 Conclusions and the future work
Power-aware scheduling will continue to play a critical
role in more areas of computing. While the theoretical foun-
dation is imperative to progression in the field, it is also im-
portant to build upon this foundation with solid experimen-
tal verification. In this paper, we present a general experi-
mental model using the Linux framework and a commercial
off-the-shelf embedded platform. With functional schedul-
ing algorithms implemented in a hot-swappable fashion, the
model provides a robust and consistent method to inves-
tigate the algorithm in practical scenarios. For the future
work, we would further improve at the kernel to reduce the
task context-switching latency. Further, more theoretical re-
sults will be tested using this platform. Finally, to extend
this platform and model to a SMP architecture would be an
interesting problem and worth further study.
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Abstract—Zhao, Liu, and Lee have proposed using a discrete-
event (DE) model of computation as a programming model for
distributed real-time embedded systems. The advantage of using
DE is that it provides a semantic foundation that is simple,
time-aware, deterministic and natural as a specification language
for many applications. This programming model is based on a
carefully chosen relationship between DE’s model time and real
time (physical time). We define here a criterion that preserves
conservative execution (thus not requiring backtracking) while
allowing for concurrent and distributed execution. The classic
Chandy and Misra technique is one execution policy that satisfies
the criterion, but the criterion explicitly allows many other
alternatives. We discuss alternatives that offer more concurrency
than Chandy and Misra and that exploit time synchronization
to eliminate the need for null messages.
I. INTRODUCTION
Current programming practices for distributed real-time em-
bedded systems often employ commercial-off-the-shelf real-
time operating systems (RTOS) and real-time object request
brokers as utilities for implementing the system. Programmers
also use languages such as C with concurrency expressed
by threads. RTOSs and threads however, provide only weak
guarantees that the system will meet real-time constraints.
They also do not guarantee that the behavior of the system is
deterministic. A consequence is that the only way to achieve
confidence in the implementation is through extensive testing.
This validates that the functionality and real-time requirements
of the system are met for the tested scenarios. However this
technique is inherently flawed, because no assurance can be
given about the behavior of the entire system. We identify
the source of the problem for such techniques as the lack
of a timed semantic foundation combined with the inherent
nondeterminism in threads [1].
These problems can be addressed by using a distributed
discrete-event (DE) model of computation (MoC) [2]. Though
normally used for simulation (of hardware, networks, and
systems of systems, for example), by carefully binding real
This work was supported in part by the Center for Hybrid and Embedded
Software Systems (CHESS) at UC Berkeley, which receives support from
the National Science Foundation (NSF awards #0720882 (CSR-EHS: PRET),
#0647591 (CSR-SGER), and #0720841 (CSR-CPS)), the U. S. Army Research
Office (ARO #W911NF-07-2-0019), the U. S. Air Force Office of Scientific
Research (MURI #FA9550-06-0312 and AF-TRUST #FA9550-06-1-0244),
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and the following companies: Agilent, Bosch, DGIST, National Instruments,
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time with model time at sensors, actuators, and network inter-
faces, DE can be used for distributed embedded systems [3].
The advantage of using DE as a semantic foundation is
that it is simple, time-aware, deterministic, and natural as a
specification language for many applications.
Distributed DE simulation is an old topic [2]. The focus
has been on accelerating simulation by exploiting parallel
computing resources. A brute-force technique for distributed
DE execution uses a single global event queue that sorts
events by time stamp. This technique, however, is only suitable
for extremely coarse grained computations, and it provides
a vulnerable single point of failure. For these reasons, the
community has developed distributed schedulers that can react
to time-stamped events concurrently. So-called “conservative”
techniques process time-stamped events only when it is known
to be safe to do so [4], [5]. It is safe to process a time-
stamped event if we can be sure that at no time later in
the execution will an event with an earlier time stamp appear
that should have been processed first. So-called “optimistic”
techniques [6] speculatively process events even when there is
no such assurance, and roll back if necessary. For distributed
embedded systems, the potential for roll back is limited by
actuators (which cannot be rolled back once they have had an
effect on the physical world) [7].
Established conservative techniques however, also prove
inadequate. In the classic Chandy and Misra technique [4],
[5], each compute platform in a distributed simulator sends
messages even when there are no events to convey in order to
provide lower bounds on the time stamps of future messages.
This technique carries an unacceptably high price in our
context. In particular, messages need to be frequent enough to
prevent violating real-time constraints due to waiting for such
messages. Messages that only carry time stamp information
and no data are called “null messages.” These messages
increase networking overhead and also reduce the available
precision of real-time constraints. Moreover, the technique is
not robust; failure of single component results in no more
such messages, thus blocking progress in other components.
Our work is related to several efforts to reduce the number
of null messages, such as [8], but makes much heavier use of
static analysis.
The key idea of Zhao, Liu and Lee in [3] is to leverage static
analysis of DE models to achieve distributed DE scheduling
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that is conservative but does not require null messages. The
static analysis enables independent events to be processed out
of time stamp order. For events where there are dependencies,
the technique goes a step further by requiring clocks on the
distributed computational platforms to be synchronized with
bounded error. In this case, the mere passage of time obviates
the need for null messages.
By extending the work of [3] we are moving toward defining
a programming model that 1) builds on top of a strong timed
semantic foundation, 2) maximizes concurrency of the imple-
mentation, 3) provides deterministic schedulability analysis,
and 4) eases specification of real-time constraints. We call the
programming model PTIDES (pronounced “tides,” where the
“P” is silent, as in “Ptolemy”), an acronym for programming
temporally integrated distributed embedded systems. In this
work-in-progress paper however, we only elaborate on the
carefully chosen relationship between model time and real
time, and then present our formulation of a general execution
strategy for a PTIDES specification.
II. MODEL TIME AND PHYSICAL TIME
In our DE MoC, actors are concurrent components with
input and output ports. The input ports receive time-stamped
messages from other actors, and the output ports send time-
stamped messages to other actors. Actors react to input
messages by “firing,” by which we mean performing a finite
computation and possibly sending output messages. An actor
may also send a time-stamped message to itself, effectively
requesting a future firing.
The “time” in time stamps is model time, not physical time.
DE semantics is agnostic about when in physical time time-
stamped events are processed. All that matters is that each
actor process input events in time-stamp order. That is, if it
fires in response to an input event with time stamp t, it should
not later fire in response to an input event with time stamp
less than t.
The semantics of DE models is studied in [9], [10], [11],
[12]. In particular, the structure of model time is important
for dealing correctly with simultaneous events and feedback
systems. For the purposes of this paper, we only care that
there are policies for dealing predictably with multiple events
with identical time stamps. To be concrete, we will assume
that time stamps are elements of the set R+ ∪ {∞}. In full
generality, however, our techniques work for any set of time
stamps that is totally ordered, has a top and a bottom, and has
a closed addition operator.
Since we are focused on distributed embedded systems
rather than distributed simulation, some of the actors are
wrappers for sensors and actuators. Sensors and actuators
interact with the physical world, and we can assume that in the
physical world, there is also a notion of time. To distinguish it
from model time, we refer to it as physical time or real time.
Here, we assume a classical Newtonian notion of physical
time, and assume that each compute platform in a distributed
system maintains a clock that measures the passage of physical
time. These clocks are not perfect, so each platform has a
distinct local notion of physical time. We assume further that
we can find a bound on the discrepancies between clocks on
different platforms. That is, at any global instant, any two
clocks in the system agree on the notion of physical time up
to some bounded error.
Synchronized clocks turn out to be quite practical [13]. We
have had available for some time generic clock synchroniza-
tion protocols like NTP [14]. Recently, however, techniques
have been developed that deliver astonishing precision, such
as IEEE 1588 [15]. Hardware interfaces for Ethernet have
recently become available that advertise a precision of 8ns over
a local area network. Such precise clock synchronization offers
truly game-changing opportunities for distributed embedded
software.
We assume that model time and physical time are disjoint,
but that they can be compared. That is, we assume that model
time is in fact a representation of physical time, even though
time-stamped events can occur at arbitrary physical times. In
our DE models, an actor that wraps a sensor, however, cannot
produce time-stamped events at arbitrary times. In particular,
it will produce a time-stamped output only after physical time
(the local notion of physical time) equals or exceeds the value
of the time stamp. That is, the time stamp represents the
physical time at which the sensor reading is taken, and hence
it cannot appear at a physical time earlier than the value of
the time stamp.
An actor that wraps an actuator has a complementary
constraint. A time-stamped input to such an actor will be
interpreted as a command to produce a physical effect at
(local) physical time equal to the time stamp. Consequently,
the model-time time stamp is a physical-time deadline for
delivery of an event to an actuator.
At actors that are neither sensors or actuators, there is no
relationship between physical and model time. At these actors,
input events must be processed in model-time order, but such
processing can occur at any physical time (earlier or later than
the time stamp).
III. THE PTIDES EXECUTION STRATEGY
Following [3], we capture the information of minimum
model-time delay with relevant dependency [3]. In our formal
representation of actor-oriented models, a model consists of a
set A of actors. Any actor α ∈ A has a set of input ports Iα
and a set of output ports Oα. Without loss of generality, we
assume Iα and Oα to be disjoint. We also assume that any
local state maintained by the actor appears at an output port,
so we do not need to address it explicitly. We further assume
that ports are interconnected by a fixed, static network, where
each input port is connected to at most one output port. This
will ensure that all data dependencies are relations between
ports. The set of all input ports is I =
⋃
α∈A Iα, the set of
all output ports is O =
⋃
α∈AOα, and the set of all ports is
P = I ∪O.
The minimum delay (in model time) is defined as function
δ : P ×P → R+ ∪{∞}, where R+ is the set of non-negative
real numbers. For p1, p2 ∈ P , δ(p1, p2) is the minimum
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Fig. 1. Example with Minimum Delay, Relevant Dependency and Cuts
difference between the model time stamp of any event e1 at p1
and that of any event e2 at p2 that totally or partially depends
on e1. Intuitively, this number represents the delay (in model
time, not physical time) that it takes for e1 at p1 to influence
any event at p2. If no event at p2 depends on the events at p1,
then we define δ(p1, p2) =∞.
We assume that for every actor α, δ(pi, pj) is known for all
pi ∈ Iα and pj ∈ Oα. This information constitutes an interface
definition for the actor [16]. To compose these interfaces,
we use a min-plus algebra [17] to compute δ for any pair
of ports based on [3]. The min-plus algebra aggregates these
dependencies over multiple paths between ports.
We define a path from port p1 to pn to be a sequence of
ports [p1, p2, · · · , pn], where for any j (1 ≤ j < n), either pj
is directly connected to pj+1, or pj ∈ Iα and pj+1 ∈ Oα for
some actor α and δ(pj , pj+1) <∞. A subpath is a sequence
of consecutive ports in a path. For any pair of ports p1, pn, the
minimum delay δ(p1, pn) is the minimum of the total delays
on all the paths from p1 to pn.
An example of calculating the minimum delay is provided
in Figure 1. The input ports are labeled i1 through i8 and
the output ports are labeled o1 through o8. The actors are
represented by rectangles. A triangle pointing into an actor
denotes an input port. (i8 is a multi-port denoted by a hollow
triangle, which accepts multiple input connections. It can be
represented as multiple separate ports in our formulation.) The
minimum delay between i1 and i8, δ(i1, i8), can be computed
by min
{
δ(i1, o1) + δ(i5, o5), δ(i1, o1) + δ(i6, o6)
}
. (Direct
connections, such as the one between o1 and i5, do not incur
any delay in model time.)
An actor may have an output port at which events never
depend on events at some of its input ports. This leads us
to partition the set of input ports I into equivalence classes
E = {E1, E2, · · · , Ek} ⊆ 2I . We first define relation ∼ such
that for any two ports i1 and i2, i1 ∼ i2 if and only if they
are both in Iα for some actor α and there exists an output
port o ∈ Oα such that δ(i1, o) < ∞ and δ(i2, o) < ∞. An
equivalence class is then a transitive closure of the ∼ relation.
Intuitively, if i1 and i2 are in an equivalence class, then 1)
they belong to the same actor, and 2) the events received at
them directly or indirectly influence the output signal of an
output port of that actor. This means that these events must be
processed in time stamp order. If i1 and i2 are not in the same
equivalence class, then the input events at i1 can be processed
independently of those at i2, and vice versa.
We now define relevant dependency [3] to be function d :
E× E→ R+ ∪ {∞}. For Ej , Ek ∈ E,
d(Ej , Ek) = min
im∈Ej ,in∈Ek
{
δ(im, in)
}
As an example, in Figure 1, E1 through E6 are equiva-
lence classes. The relevant dependency between E4 and E6
is min
{
δ(i4, i8), δ(i5, i8)
}
= min
{
δ(i4, o5), δ(i5, o5)
}
.
The relevant dependency function is pre-computed in a
static analysis before execution. Based on this information, we
can execute a DE model according to the PTIDES execution
strategy, which we discuss in this section.
A set CE ⊆ E is called a dependency cut for equivalence
class E [7] if it is a minimal set of equivalence classes that
satisfies the following condition.
For any input port i ∈ E and any path ρ to i, there exist
E ′ ∈ CE , input port i′ ∈ E ′ and a path ρ′ from i′ to i,
such that either ρ is a subpath of ρ′ or ρ′ is a subpath
of ρ.
Intuitively, a dependency cut for E is a “complete” set of
equivalence classes on which E depends. Completeness in this
case means that for each port in E , all ports it depends on
will be accounted for in CE , either directly by being included
or indirectly by having either upstream or downstream ports
included. Again using Figure 1 as an example, the dashed
curve depicts one possible dependency cut for E6, namely
CE6 = {E1, E2, E3, E4}. Note that an equivalence class E can
have many distinct dependency cuts. The dependency cut is not
unique. Note further that {E} is always a (trivial) dependency
cut for E .
A dependency cut can be used to determine when an actor
can fire. Specifically, given a dependency cut CE , the actor
α to which the ports in E belong determines whether it can
process input events received at the ports in E with model time
stamps less than or equal to t using the following strategy [7]:
If for any E ′ ∈ CE , α has received all events at the
ports in E that depend on events at the ports in E ′ with
model times smaller than t − d(E ′, E), then it can fire
and process the input event received at a port in E with
smallest model time (among all the available events at
the ports in E) that is less than or equal to t.
This principle, of course, can be satisfied by a classical DE
scheduler, which uses a global event queue to sort events
by time stamp. In this case, the oldest event (with the least
time stamp) can always be processed1. However, this principle
relaxes the policy considerably, clarifying that we only need
to know whether an event is “oldest” among the events that
1This assumes, of course, that all actors are causal, so events that are
produced in reaction to processing an event always have a time stamp at
least as great as that of the processed event.
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can appear in a dependency cut. We do not need to know that
it is globally oldest.
The classic distributed DE execution strategy of Chandy
and Misra [4], [5] uses multiple event queues, one on each
execution platform. The technique is equivalent to defining the
dependency cut to include the ports at the boundaries between
platforms. It then simply assumes that all events with time
stamps up to that of the most recently received event have been
seen. This technique requires messages to be received in order
to make progress, hence the requirement for null messages.
The technique of Zhao, Liu, and Lee [3] augments the
Chandy and Misra model with an assumption that real-time
clocks on the distributed platforms are synchronized up to
some bounded error. It further imposes relationships between
real time and model time at sensors and actuators. It then
uses relevant dependency analysis to determine at any given
real time that all events at the boundary ports have been seen
with time stamps up real time minus a statically calculated
offset.
An obvious extension would combine these two techniques.
Non-real-time portions of a DE model may use a technique
like Chandy and Misra while real-time portions use a tech-
nique like Zhao, Liu, and Lee. The above principle allows
for freely intermixing these. If the non-real-time portions can
be shown to be sufficiently “ahead of time,” then the use of
Chandy and Misra would not compromise the ability to meet
real-time constraints.
More interestingly, the above principle allows for other
choices of dependency cuts. Putting a dependency cut on the
boundary between platforms imposes a constraint that either
events traversing that boundary have real-time constraints or
that null messages are used. The above principle, however,
allows choices other than at the boundaries.
Another possibility is to offer system designers explicit
control over the relationship between model time and real time
at the platform boundaries. For example, a NetworkInterface
actor might be defined to have input ports like those of
an actuator, which impose a real-time constraint on events
delivered to those ports. Specifically, we require that events
delivered to the network interface with time stamp t be
delivered at physical time less than or equal to t. If we further
assume a bounded network delay Ndelay for a message to
be sent across the network, then the receiving platform is
guaranteed to receive those events at real time no later than
t+Ndelay. This real time is in terms of the sending platform’s
local clock, but using a time synchronization protocol with
bounded error, such as IEEE 1588 [15], the receiving platform
can decide a lower bound of the time stamps of future input
events by merely checking its own local clock. This allows it
to independently determine whether it can process events that
it has already received. If all network communication links use
network interfaces, then scheduling and schedulability analysis
becomes separable by platform.
Another possible objective could be to choose dependency
cuts to facilitate schedulability analysis. In particular, whether
we have worst-case execution time information or not for
particular actors could affect the choice of dependency cut,
and hence affect how the distributed model is executed.
IV. CONCLUSION
We have defined a correctness principle for conservative ex-
ecution of a distributed discrete-event model that is suitable for
both classical distributed simulation and for distributed real-
time execution. Our correctness principle relies on a choice of
dependency cut. The principle can be applied in a variety of
ways, obtaining previously given techniques as special cases,
but also clarifying that there are many more alternatives. A
remaining challenge is to formulate appropriate optimization
problems that guide the application of the principle, to solve
these optimization problems, and to provide a distributed
execution engine that implements them.
REFERENCES
[1] E. A. Lee, “The problem with threads,” Computer, vol. 39, no. 5, pp.
33–42, 2006.
[2] R. M. Fujimoto, “Parallel discrete event simulation,” Communications
of the ACM, vol. 33, no. 10, pp. 30–53, 1990.
[3] Y. Zhao, J. Liu, and E. A. Lee, “A programming model for time-
synchronized distributed real-time systems,” in Proceedings of the 13th
IEEE Real-Time and Embedded Technology and Applications Sympo-
sium (RTAS 07), Bellevue, WA, USA, April 2007, pp. 259–268.
[4] K. M. Chandy and J. Misra, “Distributed simulation: A case study in
design and verification of distributed programs,” IEEE Transaction on
Software Engineering, vol. 5, no. 5, 1979.
[5] J. Misra, “Distributed discrete-event simulation,” ACM Computing Sur-
veys, vol. 18, no. 1, pp. 39–65, 1986.
[6] D. Jefferson, “Virtual time,” ACM Transactions on Programming Lan-
guages and Systems, vol. 7, no. 3, pp. 404–425, 1985.
[7] T. H. Feng and E. A. Lee, “Real-time distributed discrete-event execution
with fault tolerance,” in Proceedings of the 14th IEEE Real-Time and
Embedded Technology and Applications Symposium (RTAS 08), St.
Louis, MO, USA, April 2008.
[8] R. D. Vries, “Reducing null messages in Misra’s distributed discrete
event simulation method,” IEEE Transactions on Software Engineering,
vol. 16, no. 1, pp. 82–91, 1990.
[9] E. A. Lee, “Modeling concurrent real-time processes using discrete
events,” Annals of Software Engineering, vol. 7, pp. 25–45, 1999.
[10] E. A. Lee and H. Zheng, “Leveraging synchronous language principles
for heterogeneous modeling and design of embedded systems,” in
Proceedings of the 7th ACM & IEEE International Conference on
Embedded Software (EMSOFT 07). ACM, October 2007, pp. 114–
123.
[11] X. Liu and E. A. Lee, “CPO semantics of timed interactive actor
networks,” UC Berkeley, Technical Report EECS-2006-67, May 18
2006.
[12] X. Liu, E. Matsikoudis, and E. A. Lee, “Modeling timed concurrent
systems,” in CONCUR 2006 - Concurrency Theory, vol. LNCS 4137.
Bonn, Germany: Springer, August 27-30 2006.
[13] S. Johannessen, “Time synchronization in a local area network,” IEEE
Control Systems Magazine, pp. 61–69, 2004.
[14] D. L. Mills, “A brief history of NTP time: Confessions of an internet
timekeeper,” ACM Computer Communications Review, vol. 33, 2003.
[15] IEEE Instrumentation and Measurement Society, “1588: IEEE standard
for a precision clock synchronization protocol for networked measure-
ment and control systems,” IEEE, Standard Specification, November 8
2002.
[16] L. de Alfaro and T. A. Henzinger, “Interface theories for component-
based design,” in First International Workshop on Embedded Software
(EMSOFT 01), vol. LNCS 2211. Lake Tahoe, CA: Springer-Verlag,
October 2001, pp. 148–165.
[17] F. Baccelli, G. Cohen, G. J. Olsder, and J.-P. Quadrat, Synchronization
and Linearity: An Algebra for Discrete Event Systems. New York:
Wiley, 1992.
80
Cooperative Network and Energy Management for Reservation-based Wireless
Real-Time Environments
Jun Yi, Christian Poellabauer, Xiaobo Sharon Hu, Dinesh Rajan,
Department of Computer Science and Engineering, University of Notre Dame
{jyi, cpoellab, shu, dpandiar}@nd.edu
Liqiang Zhang
Department of Computer and Information Sciences, Indiana University, South Bend
{liqzhang@iusb.edu}
Abstract
Reservation-based bandwidth allocation mechanisms in
wireless and mobile environments, such as supported by the
IEEE 802.11e standard, promise to offer enhanced support
for real-time services and applications (e.g., mobile mul-
timedia). This work is concerned with the scheduling of
real-time traffic during the reserved medium access periods
such that the applications’ real-time communication needs
are met. This is particularly challenging in systems where
the bandwidth reservations are insufficient to meet all pack-
ets’ deadlines. Further, this work observes that the increas-
ingly popular energy management technique DVS (Dynamic
Voltage Scaling) can further exacerbate this problem by de-
laying job executions and thereby packet generation (bring-
ing them closer to their deadlines). Finally, wireless band-
width is often affected by environmental inferences, which
will further affect network performance. This paper stud-
ies these effects and presents an adaptive and cooperative
mechanism to coordinate DVS, real-time packet scheduling,
and link-layer adaptation, thereby increasing the number of
packets meeting their deadlines, while ensuring that system-
wide energy consumption is reduced.
1 Introduction
As the number of hand-held and mobile devices rapidly
increases and wireless network hotspots are increasingly de-
ployed, real-time media streaming applications on those de-
vices will become more popular. It is challenging to support
this and other real-time applications on wireless devices due
to the unpredictability of the wireless medium. However,
recent efforts have introduced resource (i.e., bandwidth)
reservation mechanisms that can facilitate real-time stream-
ing. For example, the proposed IEEE 802.11e standard [2]
provides enhanced real-time and QoS support for real-time
applications. This standard specifies a central control au-
thority named the Hybrid Coordination Function (HCF)
and offers contention-free medium access in the HCF Con-
trolled Channel Access (HCCA) mechanism. In HCCA, the
HCF (which typically exists at the access point) takes con-
trol of the channel and allocates transmission opportunities
to each of the nodes in the network [2]. This is achieved
by polling each node in a pre-determined order (e.g., round-
robin) where each polling frame specifies the start and max-
imum duration of the channel access period, termed Service
Period (SP), allocated to a node. On reception of a polling
frame, a node transmits its packets to HCF within the pro-
vided SP. At the end of a node’s SP, the HCF polls the next
node in its schedule and this process is continued for the re-
mainder of the HCCA phase. The period of recurrence of
the service periods at each node is referred to as the Service
Interval (SI).
While there have been numerous efforts on packet
scheduling, including for real-time traffic, there is a dearth
of research on packet scheduling in reservation-based sys-
tems. The challenge here is to allocate real-time pack-
ets to the available SP intervals such that all packets (in
over-provisioned systems) or as many as possible (in under-
provisioned systems) meet their deadlines.
This challenge is further exacerbated by the increasing
use of energy management technique. Most notably, Dy-
namic Voltage Scaling (DVS) [4] has received wide atten-
tion and can be found in numerous wireless and mobile de-
vices. However, as we will discuss below, the delay in job
execution, and consequently in packet generation, can fur-
ther complicate the real-time packet scheduling problem.
Finally, link adaptation [5] to dynamically vary the data
transmission rate has been recognized as an effective way
to improve the throughput performance of IEEE 802.11 and
other wireless local-area networks (WLANs). There are
a number of mechanisms to ensure proper adaptation of
the transmission rate (e.g., adaptive rate selection among
11/5.5/2/1Mbps for 801.11b) in response to environmental
interferences. The actual transmission time of packets may
therefore vary and thus the effective allocated bandwidth of
the device may vary as well.
In this paper, we consider a mobile device executing a
set of periodic real-time tasks that generate real-time traffic
in this 802.11e network. We assume that the device has al-
ready been allocated a pair of SP and SI values through a re-
source reservation mechanism by the access point. The goal
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is to transmit real-time packets in those SP intervals before
their deadlines expire. Our proposed solution closely inte-
grates existing DVS mechanisms on a wireless device with
a novel packet scheduler and the wireless link layer. For
example, decreasing the operating frequency of the CPU by
the DVS algorithm will affect the timeliness of real-time
packets. Increasing the operating frequency, on the other
hand, leads to increased energy consumptions. Finally, the
transmission rate and packet sizes (even of the same task)
may vary and affect the effective bandwidth allocated to this
device. This requires a packet management mechanism that
coordinates task executions and packet transmissions to im-
prove the timeliness of the packets and to maintain large
system-wide energy savings.
2 Observations
In this section, we discuss our observations on the effects
of real-time packet scheduling and the use of DVS. We use
the following notations: Ji,j represents the jth job of the
ith task; Pi,j represents the packet generated by job Ji,j ;
ASi,j and WSi,j represent the actual and worst-case size
of packet Pi,j ; Gi,j represents the packet generation time
of Pi,j (i.e., the time a job submits a packet to the packet
queue); Di,j represents the transmission deadline of packet
Pi,j ; and di,j represents the deadline of job Ji,j . We fur-
ther assume that a job can generate a packet at any time
during job execution. DVS mechanisms have been used in
Figure 1. Effects of a DVS mechanism on real-time
packet scheduling: (a) job schedule and clock frequency,
(b) packet sizes (expressed as transmission times), (c)
EDF scheduling for real-time packets.
the past to conserve energy at the processor level, including
DVS approaches that ensure that the deadline requirements
of real-time tasks are met [4]. Our observation, however, is
that a DVS mechanism not only delays job execution, but
also packet generation, thereby potentially causing some
real-time packets to miss their transmission deadlines. This
problem is exacerbated in reservation-based systems, where
packet schedulers have only limited transmission opportu-
nities during the SP intervals. That is, even slight delays
in packet generation may push a packet out of its intended
SP interval and prevent it from being transmitted before its
deadline (if the next SP interval does not begin until the
packet’s deadline). As a consequence, packets will either
be transmitted late or dropped altogether, e.g., Figure 1 il-
lustrates a case where packets P3,2 and P3,3 miss their dead-
lines.
On the other hand, if we modify job deadlines such that
packets can easily fit into their intended SP intervals (as il-
lustrated in the example in Figure 2), the clock frequencies
for job execution are increased (thereby increasing the en-
ergy consumption). Further, since the actual packet sizes
may be less than their worst-case sizes, idle intervals within
an SP interval may arise, i.e., durations where no transmis-
sion takes place, while energy at the wireless device is still
consumed.
Figure 2. Effects of network scheduling mechanism:
(a) job deadlines are modified to speed up job execution
and packet generation, (b) actual and worst-case packet
sizes (expressed as transmission times), (c) EDF schedul-
ing of packets in the actual case.
Our final observation is that the network transmission
rate also affects energy efficiency and real-time perfor-
mance. Network transmission rate is in turn affected by en-
vironmental interferences [5]. With low transmission rates,
it is better for the task management service to prolong the
deadlines of jobs whose deadlines cannot be met (as illus-
trated in (c) of Figure 2), or to suspend some less critical
real-time jobs. With high transmission rates, more real-time
workload is allowed leading to less idle time in SP intervals.
3 System Model
Based on the our observations, we present an adap-
tive and cooperative model that integrates a processor-
level DVS mechanism with a novel packet scheduler for
reservation-based networks and the wireless link layer
(WLL). When a new real-time job is entered into a run-
queue (and it is expected that this job will generate a packet
with real-time requirements), the DVS mechanism provides
the corresponding packet parameters (Table 1) to the packet
scheduler. Note that besides this new functionality, we do
not make any further assumptions about the DVS algorithm.
The earliest ready time is the worst-case packet generation
time at the earliest possible job completion time (i.e., the
packet is generated at the end of job execution at the earliest
possible job completion). Note that the packet may be gen-
erated even earlier than its earliest ready time. One possible
method to compute the earliest possible ready times is to
run all jobs at the highest frequency using any desired task
scheduling algorithm and then compute their completion
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times as earliest completion times. We further distinguish
Figure 3. Adaptive and Cooperative Model
between two kinds of packets: packets which have not been
generated yet are called Type-2 packets and already gener-
ated packets are called Type-1 packets. When a job is re-
leased (i.e., entered into a run-queue), it informs the packet
scheduler of the Type-2 packet it will generate. When a
packet is generated, it becomes a Type-1 packet and its ac-
tual size is recorded. The goal of the packet scheduler is to
allocate all Type-1 and Type-2 packets into the available SP
intervals and to provide this resulting transmission schedule
to the WLL. Further, to ensure that all Type-2 packets will
fit into their assigned SP intervals (remember that Type-2
packets have not been generated yet), the packet scheduler
can inform DVS of a modified (i.e., earlier) job deadline,
ensuring that DVS will run the job sufficiently fast such that
the job’s packet will be generated in time. DVS adjusts its
frequency schedule according to this feedback information
(where existing schedulability tests can ensure that the new
frequency schedule will not violate any job deadlines).
Table 1. Packet Parameters
Name Notation
Actual size ASi,j
Worst-case size WSi,j
Type TPi,j
Deadline Di,j
Weight Wi,j
Earliest ready time Ei,j
Finally, WLL uses a link adaptation mechanism to adapt
the transmission rate to environmental interferences and
feeds rate changes back to the packet scheduler. The packer
scheduler, in response, can re-order packets in the transmis-
sion schedule. As a consequence, if the packet scheduler
decides to push a Type-2 packet to a later SP interval, it
may relax the corresponding job deadline again. Note that
schedule changes triggered by WLL feedback cannot result
in earlier job deadlines, i.e., only when a job is entered into
a run-queue, the algorithm can set an earlier job deadline.
This ensures that a job’s deadline is not pushed earlier when
a job is currently executing. Also, DVS can only move ear-
liest ready times earlier to ensure all packets will be gen-
erated before their transmission times. Figure 3 outlines
the proposed integrative DVS and packet scheduling mech-
anism.
4 Cooperative Energy and Real-Time Man-
agement
The primary goal of the integrative approach is to ensure
that as many packets as possible can be transmitted during
the limited transmission intervals. Each packet can have a
weight associated, e.g., the weight could be the size of the
packet or some user-specified urgency parameter. In this
case, the goal is to increase the weighted sum of packets that
meet their deadlines (note that finding an optimal solution
to this problem is NP-hard, we therefore focus on heuristic
solutions). The secondary goal is to increase the system-
wide energy conservation, i.e., the combined energy saved
at both the processor level and the network level. In over-
provisioned systems (i.e, the SP periods offer more trans-
mission opportunities than necessary to meet all deadlines),
the main objective is to increase the energy savings as long
as all deadlines are met. In under-provisioned systems, it
may be impossible to meet all packets’ deadlines and the
objective is to increase the weighted sum of packets that
meet their deadlines (while energy conservation is a sec-
ondary concern).
The packet scheduler’s goal is to allocate packets to the
available SP intervals and to adjust job deadlines. Packet
allocation and deadline adjustment is triggered by these
events:
• A new real-time job enters its run-queue, which results
in a notification to the scheduler that a new Type-2
packet is available;
• a Type-2 packet becomes a Type-1 packet, where the
actual packet size is less than its worst-case size,
thereby opening up space in the SP interval for other
packets;
• and the transmission rate is increased or decreased,
which means that more or less packets can be trans-
mitted and that the DVS mechanism may be allowed
to adjust the frequency schedule.
For dynamic workloads of packets, there is no global de-
terministic and optimal packet scheduling algorithm when
we assume that we have no knowledge about these packets
(e.g., actual sizes and generation times). For a static work-
load, this problem can be reduced from the bin-packing
problem and thus is NP-hard [1] (e.g., SPs are treated as
bins and packets are treated as items of various sizes and
weights).
Due to the large overheads [3] composed of medium
access control (MAC) header, PHY preamble/header, ac-
knowledgement (ACK) transmission, and some inter-frame
spaces (IFSs), especially preamble and header are always
transmitted at a much lower rate relative to the payload
transmission rate. The size of packets will make a small
difference on transmission times. As a result, we can rea-
sonably assume that the transmission times of all packets
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vary in a narrow range, although their sizes vary in a wider
range. If a packet of higher weight competes for the same
time slot with a packet of smaller weight, allocating the slot
to the packet of higher weight will almost surely result in
higher total weight. To increase the weighted sum of pack-
ets being transmitted on time, packets of higher weight or
with closer deadlines should have higher transmission prior-
ity. From this reasoning, we construct a heuristic algorithm
for packet allocation and deadline adjustment, consisting of
the following major steps:
• Step 1: Initialization. The transmission rate is updated.
The release time Ri,j of packet Pi,j is its earliest ready
time (i.e., Ri,j = Ei,j) if TPi,j = 2 and otherwise the
current time (i.e., Ri,j = currT ime). The transmis-
sion duration Trani,j of Type-1 packet Pi,j is calcu-
lated based on actual size of its physical encapsulation,
current transmission rate, and protocol overhead time.
The transmission duration Trani,j of Type-2 packet
Pi,j is calculated based on worst-case size instead.
• Step 2: Compute a weighted EDF-based sched-
ule Tbl. The algorithm starts at the current time
(curPoint = currT ime) and scans all packets in in-
creasing order of their deadlines. If the packet Pi,j
with the earliest deadline cannot meet its deadline (i.e.,
curPoint + Trani,j > Di,j), the algorithm scans
all packets (PrePackets = {Pn,m|[Rn,m, Dn,m] ∩
Tbl[Ri,j , Di,j ] 6= ∅}) scheduled from the release
time to the deadline of the packet, discards the
packet (ligtestPacket = argmin{Wi,j |Pi,j ∈
PrePackets}) with the lowest weight, and then re-
pack the schedule Tbl from the starting point (i.e.,
startPoint(ligtestPacket, T bl)) of ligtestPacket,
until Pi,j can fit in or is discarded, whichever comes
first. If Pi,j fits in Tbl, the algorithm moves the
current scheduling point further (i.e., curPoint =
curPoint + Trani,j). This process repeats until the
packet with the latest deadline is processed. This step’s
goal is to increase the weighted sum of packets that the
SP intervals can accommodate.
• Step 3: Slack exploitation. This step scans all Type-2
packets Pi,j in Tbl in decreasing order of their dead-
lines, and schedules each Type-2 packet as late as pos-
sible. If the successor succ of a Type-2 packet in
Tbl is a Type-1 packet, the algorithm first attempts
to exchange the scheduling order of succ and Pi,j
(i.e., succ ¿ Pi,j), as long as the deadline of Pi,j
is still met. If this fails, the algorithm attempts to
move Pi,j and its subsequent packets as late as pos-
sible (Pi,j →, succ →, · · · ), as long as the deadlines
of those packets are all able to be met. This contin-
ues until the Pi,j is unable to be moved later. If succ
is a Type-2 packet, the algorithm moves Pi,j later, to
at most the starting point of succ or its own deadline
(i.e., min{Di,j , startPoint(succ, T bl)}). The above
process repeats until the Type-2 packet with the earli-
est deadline is processed. The goal of this step is to
delay required job deadlines as late as possible under
the condition that the weighted sum of packets being
transmitted on time are maintained.
• Step 4: Modify job deadlines and update the packet
schedule. Here, the packet scheduler computes for
each Type-2 packet a new job deadline, which is the
beginning time of the SP interval a Type-2 packet oc-
cupies. The packet scheduler informs the DVS mech-
anism of these new deadlines. Further, the packet
scheduler replaces the previous packet schedule with
this resulting schedule Tbl and passes the schedule to
WLL.
As a natural consequence of EDF, the resulting schedule is
optimal if SPs are not overloaded.
The wireless link layer always selects the earliest packet
from the current schedule as the next packet. When the next
packet is of Type-2 and its earliest ready time is at least n
milliseconds away (where n is a platform specific parame-
ter), the network card can switch to a power saving modes
if available.
5 Conclusions and Future Work
This paper investigates the conflicts between energy
savings and real-time requirements of mobile devices
in reservation-based wireless environments. We present
our initial work on a collaborative approach to integrate
processor-level energy management with network schedul-
ing to ensure that as many packets as possible meet their
deadlines, while energy consumption is kept low. The work
in this paper can also be applied to generic bandwidth al-
location situations in both wired or wireless environments.
Our future work will extend the described approach by eval-
uating energy and real-time performance of our models and
algorithms using experiments and simulations and investi-
gating the effects of dynamically changing job deadlines on
task scheduling and DVS.
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Abstract 
 
    This project considers a benefit model for on-line 
preemptive multiprocessor scheduling. In this model, 
each job arrives with its own benefit function and 
execution time. The flow time of a job is the time 
between its arrival and its completion. The benefit 
function determines the benefit gained for any given 
flow time. The goal is to maximize the total benefit 
gained only by the jobs that meet their deadlines. In 
order to achieve this goal, a variety of approximation 
algorithms and their applications in multiprocessor 
scheduling were studied. A greedy algorithm with 2-
approximation ratio is proposed to be added to an 
existing benefit based scheduling algorithm, in order 
to reduce the delay of each job, by assigning it to the 
processor with least utilization so far. This method 
will decrease the flow time of the jobs, resulting in 
higher benefits gained by each job. Also, evaluation 
of this approach shows that it uses the CPU cycles 
more efficiently by providing more balanced 
distribution of the jobs between the processors. 
Therefore, more jobs can meet their deadlines and 
add their gained benefits to the total benefit. In 
addition, the proposed method is computationally 
less expensive than the existing benefit based 
method.* 
 
  
1. Introduction 
 
     Multiprocessor platforms are widely adopted for 
many different applications in embedded systems and 
server systems. They are becoming even more 
popular since many chip makers including Intel and 
AMD are releasing multi-core chips. Adopting 
multiprocessor platforms can enhance the system 
performance, but scheduling jobs optimally on a 
multiprocessor system is an NP-hard problem.  
There are two major models for this scheduling 
problem. The first is the cost model and its goal is to 
minimize the total flow time. The second model is 
the benefit model which aims to maximize the benefit 
of jobs that meet their deadlines. This research 
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focuses mostly on the benefit model, but also uses 
greedy approximation algorithm to reduce the flow 
time. 
In the following two subsections, approximation 
algorithms in general and greedy algorithms in more 
detail are discussed as an approximate solution to the 
multiprocessor job scheduling. Subsection 1.3 
provides an overview of the previous work on 
maximizing benefit on-line for multiprocessors. 
Section 2 will introduce a new approach using a 
greedy algorithm with 2-approximation ratio, in 
addition to the previous benefit based algorithm. It 
also includes the complexity analysis of the new 
method and an example to illustrate its differences 
from the previous method. The last section concludes 
the results of this project. 
 
 
1.1 Approximation Algorithms 
 
Approximation algorithms are often used to attack 
difficult optimization problems, such as job 
scheduling on multiprocessor systems which is an 
NP-hard problem. An approximation algorithm 
settles for non-optimal solutions found in polynomial 
time, when it is very unlikely to find an efficient, 
polynomial time, exact algorithm to solve NP-hard 
problems, or the sizes of the data sets are so large that 
make the polynomial exact algorithms too expensive.  
The performance of the approximation algorithms 
are measured by comparing them with the optimum 
solution. A ρ-approximation algorithm defines that 
approximation ‘a’ won’t be more (or less, depending 
on situation) than a factor ρ times the optimum 
solution S.  p is the relative performance guarantee. 
 
S ≤ a ≤ ρs, if   ρ >1 
 ρs ≤ a ≤ S,  if   ρ <1 
 
The next subsection will explain the greedy 
algorithm which is used in this project and shown to 
be a 2-approximation ratio algorithm in [1]. A greedy 
algorithm is also used by Chen et al [4] to maximize 
the entire profit of uniprocessor systems under energy 
and timing constraints.   
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1.2 Greedy Algorithms 
 
A greedy algorithm repeatedly executes a 
procedure which tries to maximize the return based 
on examining local conditions, in the hope that the 
outcome will lead to a desired outcome for the global 
problem. In some cases such a strategy is guaranteed 
to offer optimal solutions, and in some other cases it 
may provide a compromise that produces acceptable 
approximations.  
   Typically, greedy algorithms employ strategies that 
are simple to implement and require a minimal 
amount of resources. Greedy approaches can be 
applied to a wide variety of applications such as map 
coloring, vertex covering, voting districts, Egyptian 
Fractions, Dijkstra’s Single-Source Shortest Paths 
Algorithm, Kruskal’s Minimal Spanning Tree 
Algorithm and also 0/1 Knapsack problem. The next 
section explains the definition of the 0/1 knapsack 
problem which has a guaranteed approximate 
solution using a greedy algorithm. The 
multiprocessor scheduling problem can be considered 
a knapsack problem and a greedy algorithm therefore 
could be adopted to solve it. 
Knapsack 
The knapsack problem is defined as follows:            
Given a set of N items (vi, wi), and a container of 
capacity C, find a subset of the items that maximizes 
the value vi while satisfying the weight constraints wi 
< C. This problem is an NP-hard problem, requiring 
an exhaustive search over the 2N possible 
combinations of items, for determining an exact 
solution. A greedy algorithm may consider the items 
in order of decreasing value-per-unit weight vi/wi. 
Such an approach guarantees a solution with a value 
no worse than 1/2 the optimal solution.  
 
1.3 Maximizing Job Benefits On-Line 
 
Previous Work 
      
     Awerbuch et al presented a constant competitive 
ratio algorithm for a benefit model of on-line 
preemptive scheduling [3]. This method can be used 
on both uniprocessor and multiprocessor systems. In 
a multiprocessor system, each processor has a stack 
and a garbage collection, and there is a pool shared 
by all the processors. 
Each job j arrives with its own execution time (wj) 
and benefit density function Bj(t) for (t ≥ wj). The 
benefit gained for any given flow time fj is wj Bj (fj).  
The flow time of a job is the time that passes from its 
release time (rj ), to its completion time (cj) and is 
defined as fj = cj – rj and is at least equal to wj 
(execution time). 
A desired property of the system is the possibility 
to delay jobs without drastically reducing overall 
system performance. Also, this algorithm does not 
use migration on the multiprocessor system. 
The job on the top of the stack is the job that is 
running and all other jobs in the stack are preempted. 
The time that job j is pushed onto the stack is denoted 
by sj and the breakpoint is defined as sj + 2wj. The 
priority of each job in the pool at time t is denoted by 
dj(t) and for t <= sj, is  Bj(t + wj – rj).  For t > sj, it is 
d’k =Bj (sj + wj – rj). The notation d’k  is used for the 
priority of the running job k on the top of the stack. 
Once a new job j is released, if there is a machine 
such that dj(t) > 4d’k or stack is empty, then the 
newly released job is pushed onto the stack and starts 
running, otherwise it will be added to the pool.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1: Three job storage locations for each    
machine (pool, stack, garbage collection) 
 
 
When a currently running job on a machine 
completes or reaches its breakpoint, it is popped from 
the stack. If the job has reached its breakpoint before 
completion, it will not add any benefit to the system 
Machine 
1 
Machine m 
Stack 1 Stack m 
Pool 1 
Garbage 
Collection 1 
Garbage 
Collection m 
Stack 2 
Garbage 
Collection 2 
Pool 2 Pool m 
Machine 2 
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 and is inserted to the garbage collection. Then, the 
processor runs the next job on its stack if dj(t) ≤ 4d’k 
for all j in pool, otherwise, it gets the job with max 
dj(t) from pool, puts it into the stack and runs it. 
 
 
2. A New Approach 
 
The above algorithm only focuses on maximizing 
the total benefit without being concerned about 
minimizing the flow time of each job. In the 
meanwhile, the benefit gained by each job that 
completes before its break point is wjBj(fj). Since the 
benefit density function is a non-increasing, non-
negative function of time, by definition [3], the more 
the flow time, the less the benefit gained. Therefore, 
this paper proposes a new method in order to reduce 
the flow times by distributing jobs between 
processors in a more balanced way.  
This approach is possible if each processor has its 
own pool instead of sharing a pool with other 
processors (see Figure 1). Also, a greedy 2-
approximation algorithm similar to the one used in 
[2] will be deployed as explained in the next section. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2: Software Architecture of the System 
 
2.1 The Algorithm 
 
A greedy algorithm will add a newly released job 
to the pool of a machine with the least work load 
(where sum of wj s of the jobs in its pool and on its 
stack is the minimum). 
 
The greedy algorithm is as follows:  
When a new job j is released, if it can not be 
executed immediately and has to wait in a pool, it 
will be assigned to the processor that has the least 
work load so far. 
If Pm is a set of jobs in the pool of processor m, 
and Um is the utilization of processor m (total 
execution time of the jobs in its pool and on its 
stack), then: 
 
1. Find the smallest Um among m processors 
2. Pm := Pm  U { j } and  Um := Um + wj 
 
If the priority of the new job is so high that it can 
start its execution immediately and also it has more 
than one option, e.g. processors, it will be pushed to 
the stack whose processor has less work load 
(including the new one). This rule will also cover the 
case that more than one job arrives at the same time 
and with high priority enough to be executed 
immediately.  
 
Figure 2 shows the software architecture of the 
system. 
 
 
2.2 The Computational Complexity Analysis 
 
In the original method, at each time step, the 
priority of all jobs in the shared pool must be 
compared with the priority of the running jobs on the 
top of all processor stacks. If there are m processors 
in the system and X waiting jobs in the pool, X times 
m comparisons are  done at each time step to 
determine if any of the waiting jobs can be pushed 
onto any stack and start running.  
On the other hand, the greedy method will 
perform (m - 1) comparisons at each job arrival to 
find the least utilized processor and adds the 
execution time of new job j to its utilization for future 
comparisons, resulting in m operations at each job 
arrival. 
Then, at each time step, if x1 is the number of 
waiting jobs in first pool, x2 in the second pool, and 
so on so forth, then X is the total number of waiting 
jobs (X = x1 + x2 + … + xm ). 
 
Since the greedy method only compares the 
priorities of waiting jobs in each pool with the 
Greedy Algorithm 
• Finds a machine with minimum total wj 
• Adds the new job to its pool 
Benefit Based Algorithm 
For each machine decide when to move a 
job from its pool to its stack
 
Compute total benefit of the system
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 priority of the running job on the corresponding 
stack, only X comparisons are done at each time step. 
It is now clear that the greedy method is 
computationally less expensive than the original one. 
In only one condition it can have the same number of 
comparisons and that is when there are m new job 
arrivals at each time step. 
 
 
2.3 An Example 
 
The following examples are provided to illustrate 
the differences between the two methods:  
Consider a system with three processors, when 
five jobs are arriving with rj=(1,1,1,1,3) and 
wj=(3,10,4,5,2), and  are scheduled using both the 
original and the greedy methods. The total benefit 
gained by the original method was 2.11.  However, 
the total benefit was improved by about 6.6% 
resulting in 2.25 by the greedy method. 
If the number of jobs is much higher than the 
number of processors, the original method is more 
likely to miss some deadlines than the greedy 
method.  In the above example no job was missed.  
However, a job that misses its deadline will not 
provide any benefit.  In that case the greedy method 
will show better improvement in the total results. 
The algorithms were tested for a 2-processor 
system and five jobs with  rj=(0,0,1,1,1) and 
wj=(10,15,4,3,1). The benefit gained by the previous 
algorithm was even slightly better, but after adding 
two more jobs to the task set with rj=(1,2) and 
Wj=(2,5), the results were almost the same (2.25 vs. 
2.23). Then the test was repeated with nine jobs, first 
seven jobs exactly the same as the former case and 
jobs 8 and 9 with arrival time 15 and 16, and 
execution time (Wj) of 3 and 5, respectively. This 
time, the results were 2.9 vs. 3.11. Our algorithm 
could improve the benefit by 7.2% approximately. As 
expected a task set with heavier load could be 
handled better with the greedy algorithm.  
 
 
3. Conclusion 
 
The previous work [3] was only a benefit model 
to maximize the benefit gained.  This research project 
uses a greedy 2-approximation algorithm to assign a 
newly released job to the machine with the minimum 
work load (total wj). 
The greedy method is computationally less 
expensive than the original one. In only one condition 
in our experiments, we have the same number of 
comparisons and that is when there are m new job 
arrivals at each time step (when there are m 
processors in the system). 
Also, it is shown that the greedy method has 
improved the performance of the original benefit 
based method specially in the cases with heavier 
work load, by assigning each newly arrived job to the 
machine with less utilization resulting in fewer 
missed deadlines and shorter flow times which will 
increase the total benefits. The greedy method 
distributes the work load between the processors in a 
more balanced way, so that there will be less waste of 
CPU cycles and even in those cases that the previous 
method could gain more benefit, it took longer to 
finish the whole task set.  
This means that the whole task set can be 
executed faster using the greedy method. Therefore, 
the method can be considered as a combination of the 
cost model and the benefit model, which are 
explained in the first section of this paper. In other 
words, the greedy algorithm can be applied to more 
variant types of applications, either those which need 
a more cost effective scheduling method or a benefit 
based method. 
In the ongoing work, the performance analysis is 
being done. More research and a thorough analysis of 
these algorithms using more test cases can result in 
better understanding of how much this new greedy 
algorithm can improve the existing benefit based 
algorithm. 
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Abstract 
 
Kaiabachev, Taha, Zhu [1] have presented a 
declarative programming paradigm called 
Functional Reactive Programming, which is based on 
behaviors and events. An improved system called P-
FRP uses fixed priority scheduling for tasks. The 
system allows for the currently executing lower 
priority tasks to be rolled back to restoring the 
original state and allowing a higher priority task to 
run.  These aborted tasks will restart again when no 
tasks of higher priority are in the queue. Since P-
FRP has many applications in the real time domain it 
is critical to understand the time bound in which the 
tasks which have been aborted are guaranteed to run, 
and if the task set is schedulable. In this paper we 
provide an analysis of the unique execution paradigm 
of the P-FRP system and study the timing bounds 
using different constraint variables.* 
 
1. Introduction 
 
Reactive Programming has been found to be 
ideal in the area of real time systems. Most real time 
systems are reactive where the host raises events 
which are acted upon in a certain time frame. 
Functional programming is a paradigm based on 
lambda – calculus and offers various advantages over 
non-Neumann style of programming that is prevalent 
in standard languages. In [4] and [5] Functional 
Reactive Programming has been implemented for 
Real Time applications.  Wan, Taha, Hudak [2] have 
given a statically-typed language called RT-FRP for 
real time systems which considers and space and time 
cost of execution.   In [3] a compilation strategy to 
convert RT-FRP semantics into efficient code is 
given. The code of this new system called E-FRP has 
been tested on a small microcontroller driven robot.   
All events in E-FRP are assumed to have the same 
priority. Events go into the queue and are executed in 
order, and the next event can execute only when the 
one before has completed execution.  System 
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interrupts with critical deadlines will have to wait for the 
execution queue to complete before it can start. This will 
cause the interrupts to miss its deadline leading to 
potentially catastrophic results. To overcome come this, 
a priority based FRP (P-FRP) system has been 
developed. This system used fixed priority scheduling to 
assign a priority number to every task before execution. 
If a task is executing and a higher priority enters the 
queue then the currently executing task is stopped and 
using a rollback mechanism the task is aborted and 
system state is restored. This prevents any side effect 
from the execution of the lower priority task. The higher 
priority task then starts execution. Though it may seem 
that the lower priority task has been ‘preempted’, when it 
starts execution it will have to restart.  Hence from an 
execution standpoint the task can be considered non 
preempt-able, even though significant CPU resources 
might have gone into executing and then rolling it back. 
The system also needs to account for asynchronous and 
aperiodic tasks. These combined with the semantics of 
rollbacks offer significant challenges in the study of 
bounds of various task execution parameters. By 
constraining other variables we can assume that the 
entire task set is non – pre emptive. However this will 
give an inaccurate picture of the actual resources used by 
the system since even though the task has rolled back 
and has not executed it has still consumed CPU 
resources. The actual resource bound will not be the 
same as when the tasks are considered simply non 
preempt-able. For example if the FRP system runs on a 
power aware real time host the actual power consumed 
will be much more than if the tasks are considered to be 
simply non-preempt-able not have executed. Rollbacks 
take significant CPU (and disk) resources, and hence 
should be considered in the timing analysis. 
 
2. E-FRP 
 
The original semantics of E-FRP follow no priority 
or deadline scheduling. This scheme can be compared to 
First in First out (FIFO) scheme where tasks that come in 
first are executed. New tasks are put in queue and wait 
while other tasks ahead in are completed. As shown in 
[14] FIFO gives an infeasible schedule when deadlines 
and priorities are given. It is easy to put a general upper 
bound on the wait time of the task. Once a task is put in 
the queue it has to wait for the all the previous tasks to 
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finish.   If there are n tasks and ti is execution time for 
task i, then the maximum possible wait for task k is 
when it is placed last in the queue. In this case the 
wait time will be sum of execution times of all tasks 
before k. Therefore maximum wait time = k
n
i tt −∑
1
. 
 
3. Priority based FRP 
 
In P-FRP a fixed priority is assigned to every 
task before compile time. Each event in the system is 
mapped to its fixed priority, numbers for which are 
selected from a fixed range of integer values. All 
events are executed atomically since task preemption 
is a rollback action. This way P-FRP retains the 
execution semantics of P-FRP. A bound on the 
waiting time for low priority tasks has been analyzed 
as follows.  
 
There are n events, event i is represented by Ii, 
each having an arrival rate of ri which is the number 
of occurrences of the event per second. Task Ii  has a 
priority of i. The maximum wait for an event k has 
been deduced to be  (n – k) Gk, where  
 
Gk = 1 / max(rk+1, rk+2,…, rn , (n – k). min(rk+1,… rn) 
 
Tasks k+1, k+2 ... n are of higher priority than k. 
 
However this time bound is restricted if certain 
conditions are true. These are : 
 
1. tk >> tk+1 
2. Gk >= tk  
3. Same event will not occur if prior occurrence has 
not handled. 
 
Where tk is the execution time of task k. Gk  is the 
maximum gap guaranteed to exist. Gap is the time 
period that exists between occurrences of task  Ij. and 
task Im where mj ≈ and m, j > k. Any task whose 
priority is greater than k, cannot execute in the gap.  
The gap is available exclusively to run task k. 
 
The first condition says that tasks with lower 
priority have an extremely low execution time 
relative to higher priority tasks. This is valid in some 
execution scenarios, for example a normal operating 
system where higher priority tasks can be system 
interrupts and low priority tasks are normal 
applications. Most interrupt handlers have small and 
fast executing code whereas application tasks are 
large in both time and space. Though no deadline is 
specified this can be compared to a soft real time 
system, since interrupts have to be handled fast as 
other application behavior might depends on them. As an 
example some application which is waiting for a mouse 
click event will have to idle till the mouse / keyboard 
interrupt is handled. Clearly the mouse interrupt has a 
higher priority and also a soft deadline. 
   
However in general for real time systems both hard 
and soft this assumption can lead to incorrect results. In 
such systems execution time of tasks is not indirectly (or 
directly ) proportional to their priorities, and no relation 
can be formed between the two. It is possible for tasks 
with a large execution time to have a higher priority than 
tasks with relatively less execution time. Execution time 
of tasks is an important consideration in analyzing any 
real time system. Worse Case Execution Time ( WCET )  
of tasks is used to get the upper bound on wait times and 
is used when any useful scheduling policy for the system 
has to be defined. 
 
The second assumption says that the maximum gap 
available to task k should be larger than the execution 
time of the task. This is important since if the gap is less 
than the execution time then the task will never be able 
to complete within the observed time period. In such a 
case the task will start execution in an available gap, then 
a higher priority event will enter the queue forcing the 
executing task to stop and rollback. The aborted task will 
restart in the second available gap only to be aborted 
again. This will be repeated many times though the task 
will still not complete since it has to start re start 
execution in any available gap. This means the task set is 
not schedulable and is therefore not suited for study of 
time bounds. Schedulability of the task set is an inherent 
assumption with the second condition. 
 
The third condition again implies schedulability of 
the task set, In E-FRP the length of the task queue is 
bounded by ∑
n
it
1
. If an event comes and the queue is full 
then the event will not be run at all. When the first 
instance runs the length of the queue becomes 1
1
−∑
n
it . 
Hence this condition deals with the resource bound ness 
of the system. Some real time systems can have an event 
generated before the first one is handled. Hence those 
systems will not have this time / gap bound, though the 
queue size can be increased by adding empty task sets. It 
is clear from the wait time equation that a task of highest 
priority In will require no wait since (n – k) Gk =0. 
Further study is required to find out the tightness of this 
bound. A new method also needs to be derived by 
relaxing some of the conditions which should be a more 
practical representation of  existing real time systems. 
Our work aims to derive an upper bound which accounts 
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for task execution time and where the WCET is 
related to priorities of a task. 
 
The timing analysis in [1] also does not consider 
the start time of tasks. Higher priority tasks are 
sporadic though a minimum period of separation is 
not specified. They also do not have any explicit 
deadline. It is assumed that a high priority the task 
starts execution immediately on entering the queue. 
When deadline and task execution time is considered 
the time taken for rollback will also have to be 
accounted for. If roll back time is too much a higher 
priority task may miss its deadline. We have to find a 
relation between size of the task and the time taken to 
abort it, do get a real picture on the schedulability of 
the task. We will also try to find out the cost in term 
of CPU time incurred during rollbacks. The total time 
can be accounted as context switches time, though in 
this case it is more prominent and cannot be ignored. 
An upper bound on context switch will have to be 
derived while finding the maximum wait time. It will 
also impact the bound ness of CPU resources, and 
can be used to find out the power consumed by the 
system in a more accurate way.  
 
4. Example 
 
Consider the following set of 3 tasks T1, T2, and T3 . ti is 
the execution speed of task i in seconds, and  ri is the 
arrival rate ( number of occurrences / second ) 
 
T1: r1 = 1, t1 = .7  
T2: r2 = 2, t2 = .1 
T3: r3 = 3, t3 = .05 
 
In E-FRP the maximum wait time for task T2 will be: 
2
3
1
tti −∑  = 0.75  
 
Now we assign a static priority order to this task set. 
pi is the priority of task i, and  p3  > p2  > p1 . The 
execution times for this task set satisfy the necessary 
condition for the gap bound given in [1] to be used. 
Hence the maximum wait time for T2 = (3 – 2) G2.  
 
G2 = 1 / max(r3 , (3 – 2). min(r3)) 
     = 1 / max(3 , (3 – 2). min(3)) 
     = 1 / max(3 , 3) 
     = 1 / 3 
 
∴  Maximum wait time = 1 * 1/ 3 = 0.33 
 
Hence we can see that with P-FRP, higher priority tasks 
will have a lesser wait time. 
 
 
5. Real – time Databases 
 
The P-FRP system has asynchronous release of 
tasks, the intervals between them are aperiodic and 
executed tasks can be rolled back without completion. 
This makes the task set non-preempt-able though it 
implements preemption semantics. Studying the time 
bound of such a system is challenging. Research has 
been done where the task set running on the CPU is non-
Preemptive with variable execution time [6], is 
asynchronous where the start time is unknown[7] and 
where task set is non preemptive and sporadic [8]. In [9] 
algorithms have been given to find multiple feasible 
intervals (gaps) for a non-preempt-able task run. 
However no study has been done where these variables 
exist alongside with the consideration of an executing 
task set aborting and restarting again. We have looked at 
systems which have real time behavior but support task 
aborts. The rollback and abort mechanisms are 
implemented by databases and if we add time constraints 
the subset is real time databases.  
 
To allow for data consistency every database 
transaction is atomic with respect to each other. Hence 
all databases implement a  system for concurrency 
control to guarantee atomicity of the transactions. 
Concurrency control strategies in databases are generally 
of two types pessimistic and optimistic. Pessimistic 
strategies block the execution of a transaction that will 
lead to data conflicts. An optimistic strategy continues 
with the operation till the end and then rollback the 
transaction that will lead to conflicts.  In our study we 
will look at optimistic strategies that have been 
implemented with timing constraints. This models the 
priority based FRP closely. 
 
According to Shu [10] abort – oriented protocols 
were mainly developed to cope up with situations where 
the blocking property provided by pure locking protocols 
such a priority ceiling were not capable of scheduling 
tasks due to excessive blocking. A transaction is aborted 
if it prevents the completion of  other high priority tasks. 
Though this allows the transaction set to be scheduled, it 
incurs additional costs in terms of aborting and re-
execution. This cost has been studied in the Shu’s work. 
Aborting a task also leads to priority inversion where a 
low priority task can run before a higher priority one. 
Method like the Priority Ceiling Protocol [12] prevents 
this from occurring. Byun, Burns, Wellings [9] do a 
response time analysis of hard real time transactions. For 
concurrency control they use priority abort where a 
lower priority transaction is aborted to allow transaction 
of a higher priority to run. However transactions that are 
waiting for a commit are not aborted to save time. Liang, 
Kuo and Shu [11] provide a class of abort oriented 
protocols for real time databases. The motivation for 
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developing these protocols is to avoid excessive 
blocking. This paper analyzes which standard 
scheduling algorithms like Earliest Deadline First ( 
EDF) or Least Laxity First ( LLF) can be used with 
transactions without affecting the validity of the data. 
Compatibility between the two is important, and this 
study will be important for P-FRP when new 
scheduling algorithms like Rate Monotonic, or 
dynamic Algorithms like EDF / LLF will replace the 
current priority assignment of tasks. A Basic 
Aborting Protocol ( BAP )  and its various 
derivations have been given. Tasks in BAP are 
classified as abortable or non-abortable which is 
determined by an offline schedulability analysis. In 
our study we have to consider all tasks as abortable 
because P-FRP does not distinguish tasks which can 
be aborted or not. Cheng [15] and Cheng, Chang [16] 
have developed schedulability tests for transactions 
in real-time systems.    
 
6. Conclusion 
 
We are looking to determine the timing bounds 
of the priority FRP system which allows for time 
bound tasks to run in the system and allows task pre 
emption by aborting the tasks. The task abortion finds 
an analogy in databases. Real time databases allow 
for both task aborting and timing constraints to be 
present in the system. Hence a study of system in real 
time database is important to understand the timing 
requirements of the P-FRP system. We also have to 
account for asynchronous release of tasks which are 
aperiodic in nature and study the Worse Case 
Response Time of the system. The original paper has 
studied this response time which is subject to lot of 
constraints. Our task is to come out with an improved 
timing analysis which closely models real time 
systems in practice today.   
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A Testbed for Secure and Robust SCADA Systems
Annarita Giani, Gabor Karsai, Tanya Roosta, Aakash Shah, Bruno Sinopoli, Jon Wiley∗†‡§
Abstract
The Supervisory Control and Data Acquisition
System (SCADA) monitor and control real-time
systems. SCADA systems are the backbone of
the critical infrastructure, and any compromise
in their security can have grave consequences.
Therefore, there is a need to have a SCADA
testbed for checking vulnerabilities and validating
security solutions. In this paper we develop such
a SCADA testbed.
1 Introduction
SCADA refers to a large-scale, distributed measurement
(and control) system. The supervisory control system is
placed on top of a real time control system to control an
external process. SCADA systems are used to monitor or
to control chemical or transport processes, in municipal
water supply systems, to control electric power genera-
tion, transmission and distribution, gas and oil pipelines,
and other distributed processes.
SCADA systems are comprised of three components:
1) Remote Terminal Units (RTU): connects to the
physical equipment and collects the bulk of the data.
The RTUs must provide data reliability and data secu-
rity.
2) Master station and Human Machine Interface
(HMI): consists of the servers and software that connect
to the field equipment. HMI is responsible for compil-
ing and formatting the collected data so that the human
operator can make appropriate supervisory control deci-
sions.
3) Communication infrastructure: used to connect var-
ious components of the SCADA system together. This
infrastructure consists of, for example, multiplexed fiber-
optic, satellite network, and Internet.
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More details of these components will be given in Sec-
tion 2. Given the critical nature of the SCADA systems,
ensuring their security is of great importance. Attacks on
the SCADA system can have serious consequences, such
as endangerment of public health and safety, environ-
mental damage, and significant financial impacts. There
is a growing interest that the current SCADA systems
are vulnerable to many cyber attacks [14]. Protection
of SCADA systems has traditionally been based on the
security by the obscurity concept. Proprietary proto-
cols prevent an attacker from breaking into the system
due to insufficient knowledge. Today such protection re-
lies mainly on standards, recommendations, policies, and
suggestions for possible countermeasures [1]. In order
to better understand how to protect SCADA systems,
it is imperative to perform vulnerability assessment on
these systems and develop appropriate security mecha-
nisms to protect the SCADA systems against attacks.
To do so, developing a SCADA system testbed is essen-
tial. Recently, a SCADA testbed for the power system
has been developed in [18]. Sandia National Laborato-
ries SCADA testbed [4] is an example of a government
sponsored testbed. The European community has also
started working on creating a SCADA security testbed
[5].
In this paper, we describe our SCADA security
testbed. The rest of the paper is organized as follows:
Section 2 discusses the reference architecture for the
SCADA testbed. Section 3 explains the testbed imple-
mentation of our system in detail. Section 4 discusses
the attack scenarios we plan to perform on the SCADA
testbed. Sections 5 and 6 describe the status of the
SCADA testbed and the next steps in the process. Sec-
tion 7 concludes the paper.
2 Reference Architecture
In this section we detail the functional layers of our
SCADA testbed architecture and discuss the interactions
between them. Figure 1 shows the reference architecture
for this testbed.
The corporate network represents the business end of
an utility. This network is typical of an enterprize with
a LAN/WAN connected to the Internet. However, in
the case of utilities and industrial plants, the corporate
network is often connected to the SCADA network in
order to simplify business processes by allowing network
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Figure 1: Reference Architecture
access to critical data on SCADA servers. This is one
of the biggest information assurance concerns related to
SCADA systems as an attacker can now connect to the
SCADA network via the Internet by compromising nodes
on the corporate network.
The SCADA master station consists of the SCADA
master servers and the HMI. The master station is lo-
cated in a central control center from where operators can
monitor the performance of the entire system. SCADA
master servers run the server side applications that com-
municate with the RTUs. The SCADA master servers
poll the RTUs for data and send control messages to su-
pervise and control the utility’s physical infrastructure.
Backup servers are used to increase fault-tolerance of
the system. In order to add resilience, a backup mas-
ter station may also reside in a physically separate loca-
tion with independent communications channels to the
RTUs. Various backup configurations may be used in-
cluding hot, warm and cold backups.
Figure 1 also shows the various communication media
commonly seen in a SCADA network. Dial-up modem,
private leased line, wireless/radio and LAN/WAN links
are widely used. From a SCADA system perspective, the
primary difference between these links is generally the
speed of communication and the noise on the channel.
The communication protocols used over these channels
vary based on the RTUs. There exist hundreds of dif-
ferent SCADA protocols, many of which are proprietary.
However, Modbus (RTU, ASCII or TCP) [16] and DNP3
[7] are by far the most prevalent. Almost all SCADA pro-
tocols lack any authentication or confidentiality mehcan-
isms, making these communications channels vulnerable
to attacks.
A utility may have anywhere from hundreds to thou-
sands of RTUs controlling its infrastructure. RTUs are
generally physically distant from the SCADA control
center and can be miles away. In many cases, the RTUs
are not physically secured. Most RTUs (especially legacy
units) do not have proper information security mecha-
nisms. Passwords are often sent in the clear and there is
no way to authenticate the SCADA master server. RTUs
have analog and digital I/O that interface with sensors
and actuators connected to the infrastructure. This in-
terface can be wired or wireless. Wireless HART [11] is
an example of a wireless communications protocol used
by RTUs to communicate with the sensors and actua-
tors. The RTUs may be configured in a variety of differ-
ent network topologies. The link between the SCADA
master server and RTUs may be point-to-point or point-
to-multipoint. The RTUs may themselves be configured
in a cascading topology as well.
The physical infrastructure can represent the power
grid, natural gas distribution/transmission system, wa-
ter distribution system etc. It is the infrastructure
being controlled and monitored by the SCADA sys-
tem. SCADA systems may regulate the pressure of the
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gas/water pipeline or the voltage in the electric power
grid. Sensors and actuators connected to the RTUs are
placed along various points of the infrastructure in order
to effectively perform this task. In many cases, the phys-
ical infrastructure has significant redundancy built in to
provide increased availability and fault-tolerance for the
physical system.
3 Testbed Implementation
We envision (at least) three different realizations of the
reference architecture: single simulation-based, federated
simulation-based, and emulation- and implementation-
based.
The single simulation-based instantiation has all ele-
ments implemented using a simulation framework and
language, like Simulink/Stateflow from Mathworks [15].
We envision that the individual components of the ar-
chitecture are implemented as Simulink subsystems that
include the plant simulation, sensor simulations, simu-
lations for the data acquisition and control activities on
the RTUs, simulation of the computations performed on
the SCADA servers, etc. For high-fidelity simulations we
will model and simulate the implementation platforms as
well: the OS schedulers and the networking mechanisms.
The TrueTime toolsuite [23] provides a good example for
doing this in the Simulink framework. For some, e.g. net-
work attack scenarios these models will be extended to
faithfully simulate the dynamic behavior of the network
under attack.
The federated simulation-based instantiation uses sev-
eral, dedicated, coordinated simulation engines that sim-
ulate the various architectural elements. Here, the key
is that the individual simulation engines work with high-
fidelity, industrial-grade models, possibly using off-the-
shelf, commercial products. The same architectural el-
ements are instantiated with a different technology, for
example Speedup [2] for plant simulations, Omnet++
[19] for network simulation, and DEVS [24] for simulat-
ing software modules, etc. In this case the problem is
the timed coordination across these simulation engines,
but DoD’s High-Level Architecture (HLA) [13] offers a
platform to solve this problem. HLA provides services
for simulation time coordination and data interchange
during the simulation process, and several simulation en-
gines have HLA interfaces implemented.
The emulation- and implementation-based instantia-
tion uses actual commercial SCADA devices along with
implementations of the software modules performing the
data processing (running on realistic hardware), emu-
lations of the network (running on a network emulator
like EmuLab [9]), and real-time simulations for the plant
(running on dedicated, high-performance hardware). We
believe such an emulation/implementation-based realiza-
tion is feasible and could be made highly realistic and
scalable. Attacks on the network and computing nodes
could be analyzed in a contained laboratory environment,
which is safely decoupled from the ’real network’, yet pro-
vides a highly realistic environment (e.g. like DETER [6]
testbed).
4 Planned Experiments
SCADA networks are increasingly interconnected with
other networks, and ensuring sufficient level of security
for these networks is a challenge. An attack on any soft-
ware component has an inevitable impact on the physical
system with potential dire consequences. Therefore, se-
curing both software and the physical system is essential.
The security objectives that are of great importance in
SCADA systems are integrity and availability. Integrity,
in this framework, means that each component of the
system functions and interacts with other components in
the manner intended. This also includes the integrity of
the collected data. The integrity directly maps into the
reliability of the system.
In this work, we will implement specific experimen-
tal attack scenarios that compromise the integrity and
availability of the entire system. Our goal is to develop
methods to detect, predict and quantify the impact of
these security attacks on the SCADA system.
An exhaustive analysis of all possible attacks is not fea-
sible, but attacks trees are generally used in the literature
to categorize different types of attacks [17]. In this work,
we focus on specific scenarios and corresponding coun-
termeasures, prioritizing threats that have a stronger im-
pact on the integrity and availability of the entire system.
The priority will be determined by the classification of
vulnerabilities based on the consequences of the corre-
sponding attack. The specific experiment scenarios that
we analyze are:
• Denial of service attacks on sensors: We consider
two types of denial of service attacks: jamming,
and exploit of communication protocol design flaws.
Jamming results in the loss of functionality by the
network. TCP vulnerabilities or design flaws may
also be leveraged. For example, a sensor node can
be flooded with TCP requests which results in power
exhaustion.
• Integrity attacks: Sensor outputs are essential to the
situation awareness of a system. Consequently, sen-
sors that transmit misleading outputs are a security
threat. Our goal is to establish means to detect a
sensor that emits corrupted data. In addition, we
look at the software integrity of the RTU firmware
to combat attacks that modify the behavior of the
RTU. We consider software based attestation [20],
secure code execution [21] and secure code update
schemes for the RTUs [22].
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• Phishing attacks: These are attacks against a web
server that allows the attacker to access to protected
information. This attack often is the first stage of a
more complex attack [8].
In order to investigate these attacks, we need to
provide the necessary modeling foundations on which
threats and mitigation methodologies are based. We plan
to develop mathematical and computational models for
the interaction between the software infrastructure and
the physical processes. The data-traffic generated by a
SCADA system is complex and heterogeneous; the re-
sources are dynamically distributed so that any analysis
scheme has to adapt to continuous changes to the data-
traffic patterns. In order to differentiate between normal
changes and results of attacks or hardware failure, we
plan to use accurate process modeling which is an ab-
straction of the time-evolution of the SCADA system.
5 Status
Work on the single simulation-based instantiation has
started and we have a simulation of the physical infras-
tructure and its interaction with sensors and actuators.
We are also working on a simple version of the emulation-
and implementation-based instantiation of the testbed.
We will use commercial RTUs and simulate the SCADA
master server using commercial and custom applications.
Our initial goal is to test and develop mechanisms to en-
sure the integrity of the RTUs.
6 Next Steps
In the following months we plan to improve upon our
single simulation-based instantiation and simulate the
SCADA servers, RTUs and sensors as well. We will
then test high-level attack senarios and solutions on this
testbed. The results of these tests will be used gen-
erate an attack tree to categorize attack senarios and
countermeasures. We eventually plan to shift our single
simulation-based instatiation to a federated simulation-
based instantiation of the testbed. This testbed will
allow us to test various attack senarios and solutions
in a realistic but simulated envrionment. We will also
continue improving our emulation- and implementation-
based instantiation along the way to allow for tests on a
more realistic and scalable environment.
7 Conclusion
It is imperative that SCADA systems be secured, given
their critical nature. The SCADA testbed will help us de-
sign and test solutions to various attacks against SCADA
systems. We hope to design retrofit solutions that will
help secure existing and legacy SCADA systems as well
as cutting-edge solutions that will help protect future
SCADA systems for many years to come.
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Abstract—Real-time systems on non-preemptive platforms re-
quire a means of bounding the execution time of programs
for admission purposes. Worst-Case Execution Time (WCET)
is most commonly used to bound program execution time. While
bounding a program’s WCET statically is possible, computing its
true WCET is difficult without significant semantic knowledge.
We present an algorithm for partial program admission, suited
for non-preemptive platforms, using dynamic programming to
perform explicit enumeration of program paths. Paths – possible
or not – are bounded by the available execution time and
admitted on a path-by-path basis without requiring semantic
knowledge of the program beyond its Control Flow Graph (CFG).
I. INTRODUCTION
Admission control in real-time systems running on non-
preemptive platforms requires the ability to bound the ex-
ecution time of applications. In a trusted environment, a
single administrator can make an out-of-band determination
of execution boundedness. Untrusted, shared environments
are more difficult. As an example of such an environment,
consider network virtualization, which has been advanced as
a way to foster innovation in the Internet [1].
In network virtualization, core router platforms host 3rd-
party application code, running at Internet core speeds, al-
lowing the creation of high-speed overlay services [2]. These
platforms, of which the IXP 28XX is a representative example,
usually have no preemption mechanism suitable for use at high
speeds. Internet core speeds necessitate extremely tight cycle
budgets for packet processing. To share this type of system
among untrusted parties requires stringent admission control.
In other domains, instrumentation with runtime checks to
enforce proper behavior is a practical solutions. Unfortunately,
Internet core speeds render runtime checks impractical. At
5Gbps, an IXP 2800-based system with 1.4 GHz microengines
and 8 hardware thread contexts has a compute budget of 170
cycles. With such tight budgets, even a few runtime checks can
quickly push otherwise admissible program paths over budget.
A practical solution must therefore impose as little runtime
overhead as possible.
Worst-Case Execution Time (WCET) analysis is the cur-
rently accepted approach. A WCET bound can be established
statically, assuming that all program paths are viable. However,
some well behaved programs might be rejected. For example,
a program may have mutually exclusive code paths that, taken
together, exceed the cycle budget. Demonstrating that these
paths are mutually exclusive takes semantic knowledge, either
provided by the developer or deduced by analysis at admission
time. In most domains, this information is provided by the
developer as branch constraints. For our virtualization appli-
cation, we cannot trust the developer; any semantic knowledge
must come from the analysis.
We propose partial program admission as a practical so-
lution to this problem. By explicitly examining all paths, we
can perform static analysis to re-write 3rd-party applications
to achieve the following goals:
1) all “safe” paths (paths that complete under budget) are
admitted,
2) no “unsafe” paths (paths that complete over budget, or
that do not complete) are admitted,
3) no runtime penalty is imposed on any safe path, and
4) no semantic knowlege is required.
To re-write the program, we actually duplicate some code
paths. While this causes some code expansion, or “bloat”, in
practical cases the bloat proves to be within acceptable limits.
II. ALGORITHM OVERVIEW
Our algorithm should be considered in the context of
a simplified processor model. Our idealized processor has
instructions taking exactly one cycle to complete. All memory
accesses complete in one cycle. There is no pipeline.
Our computational model is event-driven, where code is
executed only in response to these events. For the network
virtualization application, the event is packet arrival.
Finally, we require the developer to add a “time-exceeded”
exception handler to her code. The exception handler is
required to adhere to strict coding guidelines which make static
analysis simple and easy.
A. Path Enumeration
Our input to the algorithm consists of an assembly level
representation of the program. From this, we can develop a
Control Flow Graph (CFG) of the program, in which edges
are labeled by the execution time required for the correspondig
program segments. Our objective is to derive a new CFG that
executes the same sequence of instructions for program exe-
cutions that complete within a specified time bound B, while
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Fig. 1. CFG and the corresponding CFT. Weights along the edges represent
cycle counts to traverse that edge. Total path cycle counts are presented below
each terminal node in the execution tree.
terminating in an exception handler for program executions
that exceed the budget B.
The conceptual starting point for this construction is the
creation of a Control Flow Tree (CFT) from the CFG. The
CFT duplicates nodes in the CFG as necessary, in order to
convert the graph into a tree.
See Figure 1 for an example. Nodes S and T are dummy
nodes used to delineate entry and exit points, and contain no
actual code. Similarly, in the CFT, T 1− T 4 are copies of the
dummy node T and contain no code.
Code generated from the CFT is functionally identical to the
original CFG. If the length of the path from the root node to a
node u in the tree exceeds B, then we can replace the subtree
rooted at u with an exception node, representing a jump to
the exception handling routine. As an additional step, if after
applying this step, the CFT contains a subtree whose leaves
are all exception nodes, we can replace the entire subtree with
an exception node.
This pruning procedure is illustrated on Figure 1. Let us
consider a budget of 10 cycles. While it would be valid to
execute the path A→ C → D2→ F2→ G4 before aborting
to the exception handler, it is clear that any execution path
reaching F2 will go over budget. Our earliest chance to raise
the exception is by intercepting the branch instruction at D2,
with the result shown in Figure 2.
We refer to the tree constructed in this way as the B-bounded
execution tree of the original control flow graph. We note that
such a tree can be defined relative to any node u in the CFG
and we let bxtB(u) (or generally, BXT) denote this execution
tree.
While one could generate a version of the original program
directly from the BXT, this typically results in an excessive
amount of code duplication. We can dramatically reduce the
amount of code duplication by merging equivalent subtrees of
the BXT in a systematic way.
Fig. 2. Abort to exception handler
B. Code Duplication Reduction
The BXT typically contains multiple subtrees that are iden-
tical to one another and can be merged. To make this precise,
we define two nodes u1 and u2 in the BXT to be equivalent if
they were derived from the same node u in the original CFG
(that is, they represent copies of the same orignal program
segment). Two subtrees of the BXT are equivalent if they are
structurally identical and all of the corresponding node pairs
are equivalent. We can merge any pair of equivalent subtrees
without changing the set of executions, yielding a bounded
execution graph (BXG) equivalent to the BXT. Conceptually,
the merging is performed in a top down fashion. That is, if u1
and u2 are roots of equivalent subtrees, we merge them so long
as there are no ancestors v1 of u1 and v2 of u2 that are also
roots of equivalent subtree. The merging process continues, as
long as there are equivalent subtrees that can be merged.
Returning to our example, nodes D1 and D2 cannot be
coalesced because their child execution trees are different. D1
has children E1 and F2; D2 has children E2 and X . However,
the subtrees rooted at E1 and E2 are identical. There is no
need to retain both trees. Instead, we can coalesce them into a
single subtree. Even further, the tree rooted at G2 is identical
to the subtrees rooted at G1 and G3. We can also coalesce the
G2 node with the G1/G3 node from the E1/E2 execution
tree. See Figure 3.
In contrast to the massive code duplication in the BXT, in
the BXG only one node (D) needed to be duplicated.
While one can derive the BXG by explicitly constructing
the BXT and then merging nodes, there is a more efficient
dynamic programming procedure that can be used to construct
the BXG directly. This procedure is based on the observation
that the structure of a BXT subtree with root node u1 is a
function of just two things – the node u in the original CFG
that u1 was derived from and the amount of available execution
time that remains after execution has reached u1. If the length
of the path from the root to u1 is p, then the remaining
execution time is B − p where B is the overall bound. We
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Fig. 3. Coalescence of equivalent execution subtrees
note that the BXT subtree with root u1 is bxtB−p(u). So two
nodes u1 and u2 derived from the same CFG node u will have
identical subtrees if the lengths of their paths from the root
are identical. More generally, if their path lengths are p and q,
they will have identical subtrees if bxtB−p(u) = bxtB−q(u).
This will be true for values of B − p and B − q that are
“close enough” in a certain sense. For each node u in the
original CFG, the dynamic programming procedure produces
a partition on the integers 0 to B. Two values i and j fall in the
same block of the partition if and only if bxti(u) = bxtj(u).
Using these partitions, we can construct the BXG directly
from the CFG, without having to explicitly construct the
BXT. See [3] for a complete description of the algorithm, a
correctness proof and execution time analysis.
III. PERFORMANCE
We have implemented this algorithm and tested it on a
variety of CFGs and budgets.
A. Synthetic CFGs
Our synthetic CFGs were generated by a series of vertex
substitutions that parallel grammar production rules in a C-like
language. For our acyclic CFGs, we include simple statements,
if, if-then-else, and switch/case statements. For our cyclic
CFGs, we added while, do/while, and for loops. In both cases,
the typical size of the synthetic input CFG was roughly double
the size of the largest packet processing code block we have
seen in our router virtualization efforts, and quadruple the
target size for a typical code block.
Examine Figure 4. This represents the results of running the
algorithm on 1000 different acyclic synthetic CFGs. We show
the resulting distribution of the maximum code duplication fac-
tor required for each synthetic CFG over all possible budgets.
The vast majority (82%) require a maximum duplication factor
from 1–2, with an average maximum of 1.6. Large duplication
factors are actually very rare; one pathological case required a
duplication factor of 23.5. Subsequent analysis of this example
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showed that it was composed almost exclusively of a series of
nested switch/case statements.
The results on cyclic CFGs are uninteresting and omitted.
While the algorithm works on cyclic CFGs, it works by
implicitly unrolling the loop to the limit of the budget. Thus,
the code duplication factor is bounded only by the budget. As
expected, in actual simulation the code duplication factor for
cyclic graphs is linear in the budget.
B. Real CFG: IPv4 Header Rewriting
For a real CFG, we used the code that rewrites the IPv4
header for next-hop forwarding. This consists of 180 instruc-
tions, designed to run at over 5 Gbps on our virtualized router.
See Figure 5. The real CFG necessitated some minor
modification to the algorithm to deal with pipeline stalls due
to unfilled deferral slots.
At very small budgets, the algorithm actually generates less
code than the original CFG. This is due to pruning when
the budget is too low for this code block. That is, so many
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paths are pruned that many vertices are never emitted at all.
For most application code, this represents a serious developer
error and would be reported as such. It is simple for our
algorithm to report when certain paths are never admitted, and
we implemented this in our experimental version.
Above 108 cycles, we reach the maximum length path
of the CFG. At this point, all paths are admissible and no
duplication is necessary. The original CFG is accepted with
no modification.
A suitable budget for 5 Gbps would be 170 cycles. Clearly,
we are under 170. For 10 Gbps we need 85 cycles. The IPv4
header format code is not currently able to achieve 10 Gbps,
as the chart makes obvious. Even worse, 85 cycles is the peak
of our code duplication, at 296 instructions. This still yields a
duplication factor of only 1.64, well in line with our synthetic
cases.
IV. RELATED WORK
The major competing technology is WCET analysis using
mixed integer programming [4]. This differs from our work
in that it makes no effort to solve the code emission problem,
and requires that we trust the developer to provide semantic
information on branch constraints.
Our problem is different. We need to accept and handle
untrusted code in a shared environment. Thus, we must derive
any semantic information from the program, not the developer.
In the absence of programmer specific semantic information,
we can re-write programs to create provably safe CFGs via
code duplication.
We also note that the decision to use integer programming
to solve the WCET problem was because the developers
considered explicit path enumeration infeasible. This fails to
consider the possibilities of dynamic programming.
for (i=0; i<100; i++) {
if (rand() > 0.5) j++;
else k++;
}
Fig. 6. “Difficult” WCET analysis for explicit path enumeration
Consider the code snippet in Figure 6. The argument is that
this snippet contains 2100 possible paths, and that to enumerate
them all is simply impractical. However, using a dynamic
programming approach with loop bounds, we can determine
WCET for this snippet in linear time.
V. CONTINUING WORK
Our current implementation of the algorithm does not yet
perform emission, nor does it incorporate a parser to accept
real-world code. This is our current developmental priority.
We have also identified additional ways to reduce duplica-
tion. One immediate gain can be made by noting duplicated
paths that contain no safe paths “close” to the budget. We can
coalesce these paths by adding runtime checks that lengthen
safe paths but do not actually push them over the budget. One
possible way to reduce the expense of the runtime check is
inspired by Ball and Larus [5], who developed single-counter
methods for tracking execution paths through a CFG and
applied those to optimize the “hot” paths. In our work, we
are interested in using the same techniques to differentiate
safe vs. unsafe paths.
Much greater gains can be made by extracting semantic
information from the code itself. If we have complete semantic
information, we can avoid path enumeration for impossible
paths in the CFG. The problem becomes a limited, finite form
of the Halting Problem: does this code, when started with any
of the possible inputs, halt within B cycles? Any finite form
of the Halting Problem is decideable.
We believe that a data flow framework solution is appropri-
ate. With explicit path enumeration, we can solve the constant
propagation problem to completion over branch conditions.
This would allow us to deduce loop iteration bounds, mutually
exclusive paths, and even unreachable code.
We consider this the most important area for additional
study. The current state of the algorithm allows duplication to
stand in lieu of semantic knowledge. Code that is semantically
safe but unsafe in the CFG can be admitted by rewriting the
code to guarantee that the unsafe but semantically impossible
paths are never taken. With a complete semantic analysis, we
would never need to strip those paths, and our code duplication
would be reserved for those cases where a genuinely unsafe
path is included.
In our application of event-driven, tight budget real-time
guarantees, this line of research is very promising. The number
of input values to examine is limited by the paucity of available
cycles for reading data from memory. We know that our
constant propagation will never need to deal with more than a
few dozen values, because any code that examines more than
this will be over budget due to memory latencies.
VI. CONCLUSION
In this paper, we have introduced a new technique for par-
tial program admission. We have demonstrated that dynamic
programming can be used to render explicit path enumeration
eminently feasible. The same construction can be used to emit
a modified CFG that meets event-drive real-time guarantees.
This method shows great promise in the realm of network
virtualization. Other applications in similar fields may be
equally promising.
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